{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:23:43Z","timestamp":1725485023081},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/aspdac.2006.1594760","type":"proceedings-article","created":{"date-parts":[[2006,3,22]],"date-time":"2006-03-22T12:38:08Z","timestamp":1143031088000},"page":"653-658","source":"Crossref","is-referenced-by-count":1,"title":["FCSCAN: an efficient multiscan-based test compression technique for test cost reduction"],"prefix":"10.1109","author":[{"family":"Youhua Shi","sequence":"first","affiliation":[]},{"given":"N.","family":"Togawa","sequence":"additional","affiliation":[]},{"given":"S.","family":"Kimura","sequence":"additional","affiliation":[]},{"given":"M.","family":"Yanagisawa","sequence":"additional","affiliation":[]},{"given":"T.","family":"Ohtsuki","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","first-page":"1284","article-title":"Nine-coded compression technique with application to reduced pin-count testing and flexible on-chip decompression","author":"nourani","year":"2004","journal-title":"Proceedings Design Automation and Test in Europe (DATE)"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529913"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144279"},{"key":"15","first-page":"53","article-title":"Efficient space\/time compression to reduce test data volume and testing time for IP cores","author":"kajihara","year":"2005","journal-title":"Proceedings IEEE VLSI Design (VLSID)"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041774"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269073"},{"key":"14","first-page":"721","article-title":"Frugal linear network-based test decompression for drastic test cost reduction","author":"orailoglu","year":"2004","journal-title":"Proceedings International Conference on Computer-Aided Design (ICCAD)"},{"key":"11","first-page":"74","article-title":"Using a single input to support multiple scan chains","author":"chen","year":"1998","journal-title":"Proceedings International Conference on Computer-Aided Design (ICCAD)"},{"key":"12","first-page":"538","article-title":"A case study on the implementation of the Illinois scan architecture","author":"butler","year":"2001","journal-title":"Proceedings IEEE International Test Conference (ITC)"},{"key":"3","first-page":"73","article-title":"Virtual scan chains: A means for reducing scan length in cores","author":"pouya","year":"2000","journal-title":"Proceedings IEEE VLSI Test Symposium (VTS)"},{"key":"20","first-page":"926","article-title":"Data compression for multiple scan chains using dictionaries with corrections","author":"tautermann","year":"2004","journal-title":"Proceedings IEEE International Test Conference (ITC)"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/12.364534"},{"key":"1","first-page":"916","article-title":"VirtualScan: A new compressed scan technology for test cost reduction","author":"furukawa","year":"2004","journal-title":"Proceedings IEEE International Test Conference (ITC)"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/944027.944032"},{"key":"7","first-page":"566","article-title":"Efficient compression and application of deterministic patterns in a logic BIST architecture","author":"patel","year":"2003","journal-title":"Proceedings ACM\/IEEE Design Automation Conference (DAC)"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990304"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378388"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923416"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.811452"}],"event":{"name":"Asia and South Pacific Conference on Design Automation, 2006.","location":"Yokohama, Japan"},"container-title":["Asia and South Pacific Conference on Design Automation, 2006."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10626\/33561\/01594760.pdf?arnumber=1594760","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T00:39:34Z","timestamp":1489538374000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1594760\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2006.1594760","relation":{},"subject":[]}}