{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T11:26:10Z","timestamp":1742383570005},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/aspdac.2006.1594770","type":"proceedings-article","created":{"date-parts":[[2006,3,22]],"date-time":"2006-03-22T12:38:08Z","timestamp":1143031088000},"page":"712-717","source":"Crossref","is-referenced-by-count":12,"title":["Speed binning aware design methodology to improve profit under parameter variations"],"prefix":"10.1109","author":[{"given":"A.","family":"Datta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Bhunia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jung Hwan Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Mukhopadhyay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Roy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012594"},{"journal-title":"Processor retail prices","year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/4.68126"},{"key":"12","first-page":"2","article-title":"Asymptotic probability extraction for non-normal distributions of circuit performance","author":"li","year":"2004","journal-title":"ICCAD"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2000.893610"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193825"},{"key":"7","first-page":"1014","article-title":"Fast and exact simultaneous gate and wire sizing by lagrangian relaxation","author":"chen","year":"1999","journal-title":"IEEE TCAD"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996695"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996693"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232255"},{"journal-title":"Technology Models","year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.279"}],"event":{"name":"Asia and South Pacific Conference on Design Automation, 2006.","location":"Yokohama, Japan"},"container-title":["Asia and South Pacific Conference on Design Automation, 2006."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10626\/33561\/01594770.pdf?arnumber=1594770","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T14:47:00Z","timestamp":1489502820000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1594770\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2006.1594770","relation":{},"subject":[]}}