{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:19:16Z","timestamp":1729621156161,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/aspdac.2006.1594773","type":"proceedings-article","created":{"date-parts":[[2006,3,22]],"date-time":"2006-03-22T17:38:08Z","timestamp":1143049088000},"page":"730-735","source":"Crossref","is-referenced-by-count":0,"title":["Yield-preferred via insertion based on novel geotopological technology"],"prefix":"10.1109","author":[{"family":"Fangyi Luo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yongbo Jia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Wayne Wei-Ming Dai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Layout Wiring Generation","year":"2004","author":"luo","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050474"},{"key":"11","first-page":"1","article-title":"TEG: A new post-layout optimization method","volume":"22","author":"zhang","year":"2003","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/640025.640027"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2003.1197737"},{"key":"2","doi-asserted-by":"crossref","first-page":"207","DOI":"10.1109\/IITC.2003.1219755","article-title":"Numerical modeling and characterization of the stress migration behavior upon various 90 nanometer Cu\/Low k interconnects","author":"huang","year":"2003","journal-title":"IEEE International Interconnect Technology Conference"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.782137"},{"key":"10","article-title":"Interchangeable pin routing with application to package layout","author":"yu","year":"1996","journal-title":"Proc Conf Comput Design"},{"journal-title":"Sagantec","year":"0","key":"7"},{"journal-title":"Cadence Design Systems","year":"0","key":"6"},{"journal-title":"TSMC Symposium","year":"2004","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466544"},{"journal-title":"Single-Layer Wire Routing and Compaction","year":"1990","author":"miller maley","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MCMC.1993.302131"}],"event":{"name":"Asia and South Pacific Conference on Design Automation, 2006.","location":"Yokohama, Japan"},"container-title":["Asia and South Pacific Conference on Design Automation, 2006."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10626\/33561\/01594773.pdf?arnumber=1594773","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T04:00:21Z","timestamp":1497672021000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1594773\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2006.1594773","relation":{},"subject":[]}}