{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:52:13Z","timestamp":1730199133817,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/aspdac.2006.1594778","type":"proceedings-article","created":{"date-parts":[[2006,3,22]],"date-time":"2006-03-22T17:38:08Z","timestamp":1143049088000},"page":"765-770","source":"Crossref","is-referenced-by-count":0,"title":["Fast substrate noise-aware floorplanning with preference directed graph for mixed-signal SOCs"],"prefix":"10.1109","author":[{"family":"Minsik Cho","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Hongjoong Shin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.Z.","family":"Pan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/505388.505391"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817546"},{"year":"0","key":"18"},{"journal-title":"Proc IEEE Custom Integrated Circuits Conf","article-title":"Comprehensive geometry-dependent macromodel for substrate noise coupling in heavily doped cmos processes","year":"2002","key":"15"},{"year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/43.759076"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010684"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249420"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/4.661197"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800927"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.828117"},{"key":"1","first-page":"778","article-title":"A Methodology for the computation of an upper bound on noise current spectrum of CMOS swichting activity","author":"nardi","year":"2003","journal-title":"Proc Int Conf on Computer Aided Design"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012740"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2000.835158"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/BIPOL.2002.1042919"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.841039"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2003.1194731"},{"key":"9","volume":"15","author":"murata","year":"1996","journal-title":"VLSI Module Placement Based on Rectangle-packing by the Sequence-pair"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466469"}],"event":{"name":"Asia and South Pacific Conference on Design Automation, 2006.","location":"Yokohama, Japan"},"container-title":["Asia and South Pacific Conference on Design Automation, 2006."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10626\/33561\/01594778.pdf?arnumber=1594778","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T04:45:35Z","timestamp":1489553135000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1594778\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2006.1594778","relation":{},"subject":[]}}