{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T15:59:48Z","timestamp":1773763188263,"version":"3.50.1"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/aspdac.2006.1594796","type":"proceedings-article","created":{"date-parts":[[2006,3,22]],"date-time":"2006-03-22T12:38:08Z","timestamp":1143031088000},"page":"871-878","source":"Crossref","is-referenced-by-count":2,"title":["Key features of the design methodology enabling a multi-core SoC implementation of a first-generation CELL processor"],"prefix":"10.1109","author":[{"given":"D.","family":"Pham","sequence":"first","affiliation":[]},{"given":"H.-W.","family":"Anderson","sequence":"additional","affiliation":[]},{"given":"E.","family":"Behnen","sequence":"additional","affiliation":[]},{"given":"M.","family":"Bolliger","sequence":"additional","affiliation":[]},{"given":"S.","family":"Gupta","sequence":"additional","affiliation":[]},{"given":"P.","family":"Hofstee","sequence":"additional","affiliation":[]},{"given":"P.","family":"Harvey","sequence":"additional","affiliation":[]},{"given":"C.","family":"Johns","sequence":"additional","affiliation":[]},{"given":"J.","family":"Kahle","sequence":"additional","affiliation":[]},{"given":"A.","family":"Kameyama","sequence":"additional","affiliation":[]},{"given":"J.","family":"Keaty","sequence":"additional","affiliation":[]},{"given":"B.","family":"Le","sequence":"additional","affiliation":[]},{"family":"Sang Lee","sequence":"additional","affiliation":[]},{"family":"Tuyen Nguyen","sequence":"additional","affiliation":[]},{"given":"J.","family":"Petrovick","sequence":"additional","affiliation":[]},{"family":"Mydung Pham","sequence":"additional","affiliation":[]},{"given":"J.","family":"Pille","sequence":"additional","affiliation":[]},{"given":"S.","family":"Posluszny","sequence":"additional","affiliation":[]},{"given":"M.","family":"Riley","sequence":"additional","affiliation":[]},{"given":"J.","family":"Verock","sequence":"additional","affiliation":[]},{"given":"J.","family":"Warnock","sequence":"additional","affiliation":[]},{"given":"S.","family":"Weitzel","sequence":"additional","affiliation":[]},{"given":"D.","family":"Wendel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/43.285250"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/43.285249"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/43.45867"},{"key":"15","author":"soreff","year":"2004"},{"key":"16","author":"warnock","year":"0"},{"key":"13","article-title":"Improved method for timing margin calculation","author":"warnock","year":"2004","journal-title":"IBM Invention Publish"},{"key":"14","author":"behnen","year":"2004"},{"key":"11","article-title":"EinsTLT: Transistor level timing with EinsTimer","author":"rao","year":"1999","journal-title":"Proc of Int Workshop on Timing Issues (TAU)"},{"key":"12","article-title":"Improved transistor-level timing methodology for a CELL microprocessor","author":"lee","year":"0","journal-title":"ASPDAC 2006"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859896"},{"key":"3","first-page":"486","article-title":"A 4.8GHz fully pipelined embedded SRAM in the streaming processor of a CELL processor","author":"asano","year":"2005","journal-title":"2005 IEEE ISSCC Dig Tech Papers"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494101"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493905"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493930"},{"key":"10","doi-asserted-by":"crossref","first-page":"712","DOI":"10.1145\/337292.337749","article-title":"Timing closure by design","volume":"37","author":"posluszny","year":"2000","journal-title":"Proceedings for the 37th Conference on Design Automation"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/4.918917"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1147\/rd.414.0489"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/4.760383"},{"key":"4","article-title":"IBM CELL interconnect unit, bus and memory controller","author":"clark","year":"2005","journal-title":"Hot Chip'05"},{"key":"9","first-page":"37","article-title":"Thermal modeling with transfer function for the transient chip-on-substrate problem","volume":"13","author":"yazawa","year":"2005","journal-title":"Thermal Science and Engineering"},{"key":"8","first-page":"144","article-title":"The clock distribution of the power4 microprocessor","volume":"45","author":"restle","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf 2002 Dig Tech Papers"}],"event":{"name":"Asia and South Pacific Conference on Design Automation, 2006.","location":"Yokohama, Japan"},"container-title":["Asia and South Pacific Conference on Design Automation, 2006."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10626\/33561\/01594796.pdf?arnumber=1594796","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T00:00:22Z","timestamp":1497657622000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1594796\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2006.1594796","relation":{},"subject":[]}}