{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T14:59:37Z","timestamp":1729609177010,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/aspdac.2006.1594797","type":"proceedings-article","created":{"date-parts":[[2006,3,22]],"date-time":"2006-03-22T17:38:08Z","timestamp":1143049088000},"page":"879-885","source":"Crossref","is-referenced-by-count":0,"title":["TAPHS: thermal-aware unified physical-level and high-level synthesis"],"prefix":"10.1109","author":[{"family":"Zhenyu Gu","sequence":"first","affiliation":[]},{"family":"Yonghong Yang","sequence":"additional","affiliation":[]},{"family":"Jia Wang","sequence":"additional","affiliation":[]},{"given":"R.P.","family":"Dick","sequence":"additional","affiliation":[]},{"family":"Li Shang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065633"},{"journal-title":"Comsol Multiphysics","year":"0","key":"22"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.1257591"},{"journal-title":"NCSU CBL High-Level Synthesis Benchmark Suite","year":"0","key":"23"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382591"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.1998.666245"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382595"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/43.828554"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.35"},{"key":"14","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1109\/55.974803","article-title":"Analytical thermal model for multilevel VLSI interconnects incorporating via effect","volume":"23","author":"chiang","year":"2002","journal-title":"IEEE Electron Device Letters"},{"key":"11","first-page":"294","article-title":"Orion: A power-performance simulator for interconnection networks","author":"wang","year":"2002","journal-title":"Proc Int Symp Microarchitecture"},{"key":"12","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1145\/871656.859620","article-title":"Temperature-aware microarchitecutre","author":"skadron","year":"2003","journal-title":"Proc Int Symp Computer Architecture"},{"key":"21","article-title":"ACG-Adjacent constraint graph for general floorplans","author":"zhou","year":"2004","journal-title":"Proc Int Conf Computer Design"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065635"},{"key":"20","first-page":"218","article-title":"A physical alpha-power law MOSFET model","author":"bowman","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"0","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1115\/1.801683"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382594"},{"key":"7","first-page":"110","article-title":"Interconnect-aware high-level synthesis for low power","author":"zhong","year":"2002","journal-title":"Proc Int Conf Computer-Aided Design"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/43.828547"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332379"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896480"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/43.712099"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159736"}],"event":{"name":"Asia and South Pacific Conference on Design Automation, 2006.","location":"Yokohama, Japan"},"container-title":["Asia and South Pacific Conference on Design Automation, 2006."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10626\/33561\/01594797.pdf?arnumber=1594797","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T04:00:22Z","timestamp":1497672022000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1594797\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2006.1594797","relation":{},"subject":[]}}