{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T09:28:31Z","timestamp":1725442111902},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/aspdac.2006.1594799","type":"proceedings-article","created":{"date-parts":[[2006,3,22]],"date-time":"2006-03-22T17:38:08Z","timestamp":1143049088000},"page":"892-897","source":"Crossref","is-referenced-by-count":0,"title":["Abridged addressing: a low power memory addressing strategy"],"prefix":"10.1109","author":[{"given":"P.R.","family":"Panda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Combinatorial Optimization Networks and Matroids","year":"1976","author":"lawler","key":"13"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/581199.581248"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810626"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224093"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/92.365453"},{"key":"1","doi-asserted-by":"crossref","DOI":"10.1145\/335043.335044","article-title":"System level power optimization: Techniques and tools","author":"benini","year":"2000","journal-title":"ACM TODAES"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/92.784092"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/92.736127"},{"key":"6","article-title":"A coding framework for low power address and data buses","author":"ramprasad","year":"1999","journal-title":"IEEE TVLSI"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/92.736129"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5455-4"},{"key":"9","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1109\/LPE.2000.155257","article-title":"a recursive algorithm for low-power memory partitioning","author":"benini","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383129"}],"event":{"name":"Asia and South Pacific Conference on Design Automation, 2006.","location":"Yokohama, Japan"},"container-title":["Asia and South Pacific Conference on Design Automation, 2006."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10626\/33561\/01594799.pdf?arnumber=1594799","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T04:00:22Z","timestamp":1497672022000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1594799\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2006.1594799","relation":{},"subject":[]}}