{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:53:29Z","timestamp":1729641209241,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/aspdac.2006.1594801","type":"proceedings-article","created":{"date-parts":[[2006,3,22]],"date-time":"2006-03-22T17:38:08Z","timestamp":1143049088000},"page":"905-910","source":"Crossref","is-referenced-by-count":0,"title":["Worst case execution time analysis for synthesized hardware"],"prefix":"10.1109","author":[{"family":"Jun-hee Yoo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xingguang Feng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Kiyoung Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Eui-young Chung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Kyu-Myung Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Karplus-strong String Synthesis from Wikipedia","year":"0","key":"15"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1995.495219"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183177"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/RTTAS.1999.777663"},{"journal-title":"GNU Linear Programming Kit","year":"0","key":"12"},{"year":"0","key":"3"},{"journal-title":"Mentor Graphics","article-title":"Catapult C synthesis","year":"0","key":"2"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"de micheli","key":"1"},{"journal-title":"The SUIF 1 x compiler system","year":"0","key":"10"},{"key":"7","doi-asserted-by":"crossref","first-page":"249","DOI":"10.1023\/A:1008149332687","article-title":"Worst case execution time analysis for a processor with branch prediction","volume":"18","author":"colin","year":"2000","journal-title":"Real-Time Systems"},{"key":"6","first-page":"230","article-title":"Efficient worst case timing analysis of data caching","author":"kim","year":"1996","journal-title":"Proceedings of the IEEE Real-time Technology and Applications Symposium"},{"year":"0","key":"5"},{"journal-title":"Cinderella 2 0","year":"0","key":"4"},{"journal-title":"Control Data Flow Graph Toolset","year":"0","key":"9"},{"key":"8","article-title":"An interactive environment for SoC design starting from KPN in SystemC","author":"ahn","year":"2004","journal-title":"Global Signal Processing Expo"}],"event":{"name":"Asia and South Pacific Conference on Design Automation, 2006.","location":"Yokohama, Japan"},"container-title":["Asia and South Pacific Conference on Design Automation, 2006."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10626\/33561\/01594801.pdf?arnumber=1594801","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T04:00:22Z","timestamp":1497672022000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1594801\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2006.1594801","relation":{},"subject":[]}}