{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T02:51:04Z","timestamp":1725504664651},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/aspdac.2006.1594807","type":"proceedings-article","created":{"date-parts":[[2006,3,22]],"date-time":"2006-03-22T17:38:08Z","timestamp":1143049088000},"page":"941-946","source":"Crossref","is-referenced-by-count":2,"title":["Convergence-provable statistical timing analysis with level-sensitive latches and feedback loops"],"prefix":"10.1109","author":[{"family":"Lizheng Zhang","sequence":"first","affiliation":[]},{"family":"Jengliang Tsai","sequence":"additional","affiliation":[]},{"family":"Weijen Chen","sequence":"additional","affiliation":[]},{"family":"Yuhen Hu","sequence":"additional","affiliation":[]},{"family":"Charlie Chung-Ping Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"15","DOI":"10.1016\/0012-365X(78)90078-X"},{"year":"1991","author":"burns","journal-title":"Performance analysis and optimization of asynchronous circuits","key":"16"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/ICCAD.1992.279387"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/43.506140"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/ICCAD.2004.1382650"},{"key":"12","first-page":"552","article-title":"Checkte and mintc'. timing verification and optimal clocking of synchronous digital circuits","author":"sakallah","year":"1990","journal-title":"IEEE International Conference on Computer-Aided Design 1990 ICCAD-90"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1145\/996566.996665"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/DAC.2005.193892"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/IEDM.1998.746355"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/ICCAD.2004.1382622"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/IWSTM.1999.773184"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/DATE.2005.280"},{"key":"5","article-title":"First-order parameterized block-based statistical timing analysis","author":"visweswariah","year":"2004","journal-title":"TAU'04"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/ICCAD.2003.159746"},{"key":"9","doi-asserted-by":"crossref","DOI":"10.1145\/996566.996696","article-title":"Yield estimation and optimization: Statistical timing analysis based on a timing yield model","author":"najm","year":"2004","journal-title":"Proceedings of the 41st annual conference on Design automation"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1145\/370155.370390"}],"event":{"name":"Asia and South Pacific Conference on Design Automation, 2006.","location":"Yokohama, Japan"},"container-title":["Asia and South Pacific Conference on Design Automation, 2006."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10626\/33561\/01594807.pdf?arnumber=1594807","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,17]],"date-time":"2019-04-17T13:31:35Z","timestamp":1555507895000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1594807\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2006.1594807","relation":{},"subject":[]}}