{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T09:06:45Z","timestamp":1742634405699,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,1]]},"DOI":"10.1109\/aspdac.2008.4483933","type":"proceedings-article","created":{"date-parts":[[2008,4,10]],"date-time":"2008-04-10T18:56:31Z","timestamp":1207853791000},"page":"16-21","source":"Crossref","is-referenced-by-count":3,"title":["A multicycle communication architecture and synthesis flow for Global interconnect Resource Sharing"],"prefix":"10.1109","author":[{"family":"Wei-Sheng Huang","sequence":"first","affiliation":[]},{"family":"Yu-Ru Hong","sequence":"additional","affiliation":[]},{"family":"Juinn-Dar Huang","sequence":"additional","affiliation":[]},{"family":"Ya-Shih Huang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"572","article-title":"a placement driven methodology for high-level synthesis of sub-micron asic's","volume":"4","author":"moshnyaga","year":"1996","journal-title":"International Symposium on Circuits and Systems"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1995.580721"},{"year":"0","key":"10"},{"journal-title":"Semiconductor Industry Association","year":"1999","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.825872"},{"key":"6","first-page":"662","article-title":"high-level synthesis under multi-cycle interconnect delay","author":"jeon","year":"2001","journal-title":"Proc Asia and South Pacific Design Automation Conference"},{"key":"5","first-page":"320","article-title":"behavior-to-placed rtl synthesis with performance-driven placement","author":"kim","year":"2001","journal-title":"Proc International Conference on Computer Aided Design"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.705288"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"8","first-page":"602","article-title":"Architecture-level synthesis for automatic interconnect pipelining","author":"cong","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"11","article-title":"an introduction to machine suif and its portable libraries for analysis and optimization","author":"smith","year":"2002","journal-title":"Division of Engineering and Applied Sciences"},{"year":"0","key":"12"}],"event":{"name":"2008 Asia and South Pacific Design Automation Conference (ASPDAC)","start":{"date-parts":[[2008,3,21]]},"location":"Seoul, South Korea","end":{"date-parts":[[2008,3,24]]}},"container-title":["2008 Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4480121\/4483913\/04483933.pdf?arnumber=4483933","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T21:48:17Z","timestamp":1489700897000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4483933\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,1]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2008.4483933","relation":{},"subject":[],"published":{"date-parts":[[2008,1]]}}}