{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,26]],"date-time":"2026-08-26T02:47:01Z","timestamp":1787712421323,"version":"build-2784847793"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,1]]},"DOI":"10.1109\/aspdac.2008.4483952","type":"proceedings-article","created":{"date-parts":[[2008,4,10]],"date-time":"2008-04-10T18:56:31Z","timestamp":1207853791000},"page":"258-264","source":"Crossref","is-referenced-by-count":17,"title":["Interconnect modeling for improved system-level design optimization"],"prefix":"10.1109","author":[{"given":"Luca","family":"Carloni","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andrew B.","family":"Kahng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Swamy","family":"Muddu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alessandro","family":"Pinto","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kambiz","family":"Samadi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Puneet","family":"Sharma","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","year":"0"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/43.45867"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1142980.1142982"},{"key":"15","author":"micheli","year":"2006","journal-title":"Networks on Chip"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810800"},{"key":"13","year":"0","journal-title":"LEF\/DEF Exchange Format"},{"key":"14","author":"file","year":"0","journal-title":"Format"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"12","year":"0"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5433-2"},{"key":"20","year":"0","journal-title":"Predictive Technology Model"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/43.285250"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1116\/1.1642639"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.825841"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/640006.640010"},{"key":"26","first-page":"503","article-title":"wire sizing and shaping with scattering effect for nanoscale interconnection","author":"shi","year":"2006","journal-title":"Proc IEEE ASPDAC"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380806"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/43.828553"},{"key":"29","year":"0"},{"key":"3","author":"bakoglu","year":"1990","journal-title":"Circuits Interconnections and Packaging for VLSI"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628872"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2005.195549"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817546"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1999.759720"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1561\/1000000001"},{"key":"5","first-page":"56","article-title":"effects of global interconnect optimizations on performance estimation of deep submicron design","author":"cao","year":"2000","journal-title":"Proc IEEE ICCAD"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/43.506141"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"}],"event":{"name":"2008 Asia and South Pacific Design Automation Conference (ASPDAC)","location":"Seoul, South Korea","start":{"date-parts":[[2008,3,21]]},"end":{"date-parts":[[2008,3,24]]}},"container-title":["2008 Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4480121\/4483913\/04483952.pdf?arnumber=4483952","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T21:35:27Z","timestamp":1489700127000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4483952\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,1]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2008.4483952","relation":{},"subject":[],"published":{"date-parts":[[2008,1]]}}}