{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T20:12:01Z","timestamp":1725394321774},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,1]]},"DOI":"10.1109\/aspdac.2008.4483968","type":"proceedings-article","created":{"date-parts":[[2008,4,10]],"date-time":"2008-04-10T18:56:31Z","timestamp":1207853791000},"page":"328-333","source":"Crossref","is-referenced-by-count":1,"title":["A Compiler-in-the-Loop framework to explore Horizontally Partitioned Cache architectures"],"prefix":"10.1109","author":[{"given":"Aviral","family":"Shrivastava","sequence":"first","affiliation":[]},{"given":"Ilya","family":"Issenin","sequence":"additional","affiliation":[]},{"given":"Nikil","family":"Dutt","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476816"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.236"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086310"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277941"},{"key":"16","article-title":"cacti 3.0: an integrated cache timing, power, and area model","author":"shivakumar","year":"2001","journal-title":"WRL Technical Report"},{"year":"0","key":"13"},{"journal-title":"MICRON Mobile SDRAM MT48V8M32LF Datasheet","year":"2005","key":"14"},{"year":"0","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/354880.354898"},{"key":"21","first-page":"106","article-title":"using cache mapping to improve memory performance of handheld devices","author":"xu","year":"2004","journal-title":"Performance Analysis of Systems and Software 2004 IEEE International Symposium on - ISPASS"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2003.1212830"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995704"},{"year":"0","key":"2"},{"year":"0","key":"1"},{"journal-title":"IPC-D-317A Design Guidelines for Electronic Packaging Utilizing HighSpeed Techniques","year":"1995","key":"10"},{"journal-title":"Intel PXA255 Processor Developer's Manual","year":"0","key":"7"},{"journal-title":"HP iPAQ h4000 Series - System Specifications","year":"0","author":"packard","key":"6"},{"key":"5","article-title":"mibench: a free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Proc IEEE Workshop Workload Characterization"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/224538.224622"},{"journal-title":"LV\/ULV Mobile Intel Pentium III Processor-M and LV\/ULV Mobile Intel Celeron Processor (0 13u) \/Intel 440MX Chipset Platform Design Guide","year":"2002","key":"9"},{"journal-title":"Intel XScale(R) Core Developer's Manual","article-title":"http:\/\/www.intel.com\/design\/intelxscale\/273473.htm","year":"0","key":"8"}],"event":{"name":"13th Asia and South Pacific Design Automation Conference ASP-DAC 2008","start":{"date-parts":[[2008,3,21]]},"location":"Seoul","end":{"date-parts":[[2008,3,24]]}},"container-title":["2008 Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4480121\/4483913\/04483968.pdf?arnumber=4483968","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,8]],"date-time":"2020-05-08T01:47:01Z","timestamp":1588902421000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4483968\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,1]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2008.4483968","relation":{},"subject":[],"published":{"date-parts":[[2008,1]]}}}