{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T03:45:41Z","timestamp":1725680741627},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,1]]},"DOI":"10.1109\/aspdac.2008.4483971","type":"proceedings-article","created":{"date-parts":[[2008,4,10]],"date-time":"2008-04-10T18:56:31Z","timestamp":1207853791000},"page":"340-345","source":"Crossref","is-referenced-by-count":1,"title":["Load scheduling: Reducing pressure on distributed register files for free"],"prefix":"10.1109","author":[{"family":"Mei Wen","sequence":"first","affiliation":[]},{"family":"Nan Wu","sequence":"additional","affiliation":[]},{"family":"Maolin Guan","sequence":"additional","affiliation":[]},{"family":"Chunyuan Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1007\/BF01205184"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379005"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953298"},{"journal-title":"Register allocation via graph coloring","year":"1992","author":"briggs","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSS.1999.814267"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/11859802_56"},{"journal-title":"Advanced Compiler Design and Implementation","year":"1997","author":"muchnick","key":"14"},{"journal-title":"A Method for Register Allocation to Loops in Multiple Register File Architecture In proceedings of IPPS","year":"1996","author":"kolson","key":"11"},{"key":"12","article-title":"modulo scheduling with integrated register spilling for clustered vliw architectures","author":"zalamea","year":"2001","journal-title":"IEEE"},{"year":"0","key":"3"},{"journal-title":"A Programmable 512 GOPS Stream Processor for Signal","year":"0","author":"khailany","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2000.824366"},{"year":"0","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250689"},{"journal-title":"Merrimac Supercomputing with Streams SC'03","year":"0","author":"dally","key":"6"},{"journal-title":"A Bandwidth-Efficient Architecture international symposium on microarchitecture","year":"1998","author":"rixner","key":"5"},{"year":"0","key":"4"},{"year":"0","key":"9"},{"key":"8","article-title":"map1000 unfolds at equator","author":"glaskowsky","year":"0","journal-title":"Microprocessor Report"}],"event":{"name":"2008 Asia and South Pacific Design Automation Conference (ASPDAC)","start":{"date-parts":[[2008,3,21]]},"location":"Seoul, South Korea","end":{"date-parts":[[2008,3,24]]}},"container-title":["2008 Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4480121\/4483913\/04483971.pdf?arnumber=4483971","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T21:30:33Z","timestamp":1489699833000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4483971\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,1]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2008.4483971","relation":{},"subject":[],"published":{"date-parts":[[2008,1]]}}}