{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:22:12Z","timestamp":1725614532080},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,1]]},"DOI":"10.1109\/aspdac.2008.4483973","type":"proceedings-article","created":{"date-parts":[[2008,4,10]],"date-time":"2008-04-10T14:54:16Z","timestamp":1207839256000},"page":"352-357","source":"Crossref","is-referenced-by-count":2,"title":["Total power optimization combining placement, sizing and multi-Vt through slack distribution management"],"prefix":"10.1109","author":[{"family":"Tao Luo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Newmark","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David Z.","family":"Pan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2005","key":"17"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055148"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1007\/s11081-007-9001-7"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167530"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1023\/A:1013345330079"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147190"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/43.248073"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1990.136648"},{"key":"1","article-title":"tilos: a posynomial programming approach to transistor sizing","author":"fishburn","year":"1985","journal-title":"Proc ICCAD"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193925"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/329458.329473"},{"key":"6","first-page":"463","article-title":"power vs. delay in gate sizing: conflicting objectives?","author":"chuang","year":"1995","journal-title":"Proc ICCAD"},{"key":"5","first-page":"206","article-title":"simultaneous gate sizing and placement","author":"chen","year":"2000","journal-title":"IEEE TCAD"},{"key":"4","first-page":"422","article-title":"an iterative gate sizing approach with accurate delay evaluation","author":"chen","year":"1995","journal-title":"Proc ICCAD"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/43.828547"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156242"}],"event":{"name":"2008 Asia and South Pacific Design Automation Conference (ASPDAC)","start":{"date-parts":[[2008,3,21]]},"location":"Seoul, South Korea","end":{"date-parts":[[2008,3,24]]}},"container-title":["2008 Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4480121\/4483913\/04483973.pdf?arnumber=4483973","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T17:37:39Z","timestamp":1489685859000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4483973\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,1]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2008.4483973","relation":{},"subject":[],"published":{"date-parts":[[2008,1]]}}}