{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T11:02:52Z","timestamp":1746010972100,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,1]]},"DOI":"10.1109\/aspdac.2008.4483998","type":"proceedings-article","created":{"date-parts":[[2008,4,10]],"date-time":"2008-04-10T18:54:16Z","timestamp":1207853656000},"page":"480-485","source":"Crossref","is-referenced-by-count":10,"title":["Investigation of diffusion rounding for post-lithography analysis"],"prefix":"10.1109","author":[{"given":"Puneet","family":"Gupta","sequence":"first","affiliation":[]},{"given":"Andrew B.","family":"Kahng","sequence":"additional","affiliation":[]},{"family":"Youngmin Kim","sequence":"additional","affiliation":[]},{"family":"Saumil Shah","sequence":"additional","affiliation":[]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","first-page":"237","article-title":"modeling of non-uniform device geometries for post-lithography circuit analysis","volume":"6156","author":"gupta","year":"2006","journal-title":"Proc of SPIE"},{"journal-title":"Calibre Workbench","year":"0","key":"15"},{"year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/16.2459"},{"year":"0","key":"14"},{"key":"11","doi-asserted-by":"crossref","first-page":"397","DOI":"10.1109\/ESSDER.2004.1356573","article-title":"impact of sti-induced stress, inverse narrow width effect, and statistical vth variations on leakage current in 120nm cmos","author":"pacha","year":"2004","journal-title":"Proc 32nd Eur Solid-State Device Research Conf (ESSDERC)"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSM.2005.1513333"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2000.871225"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.994938"},{"year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2006.282913"},{"key":"7","doi-asserted-by":"crossref","DOI":"10.1117\/12.657051","article-title":"from poly line to transistor: building bsim models for non-rectangular transistors","volume":"6156","author":"poppe","year":"2006","journal-title":"Proc of SPIE"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1149\/1.2160451"},{"key":"5","doi-asserted-by":"crossref","first-page":"823","DOI":"10.1145\/1278480.1278685","article-title":"modeling and analysis of non-rectangular gate for post-lithography circuit simulation","author":"singha","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2004.826935"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1117\/12.681850"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1117\/12.600887"}],"event":{"name":"2008 Asia and South Pacific Design Automation Conference (ASPDAC)","start":{"date-parts":[[2008,3,21]]},"location":"Seoul, South Korea","end":{"date-parts":[[2008,3,24]]}},"container-title":["2008 Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4480121\/4483913\/04483998.pdf?arnumber=4483998","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T06:34:58Z","timestamp":1497767698000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4483998\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,1]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2008.4483998","relation":{},"subject":[],"published":{"date-parts":[[2008,1]]}}}