{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:46:26Z","timestamp":1759146386196},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,1]]},"DOI":"10.1109\/aspdac.2008.4484019","type":"proceedings-article","created":{"date-parts":[[2008,4,10]],"date-time":"2008-04-10T14:56:31Z","timestamp":1207839391000},"page":"583-588","source":"Crossref","is-referenced-by-count":2,"title":["Mixed integer linear programming-based optimal topology synthesis of cascaded crossbar switches"],"prefix":"10.1109","author":[{"family":"Minje Jun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Sungjoo Yoo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Eui-Young Chung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357981"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871762"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012681"},{"year":"0","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244034"},{"key":"13","first-page":"202","article-title":"a comparison of five different multiprocessor soc bus architectures","author":"ryu","year":"2001","journal-title":"Proc Euromicro Symp Digital Systems Design"},{"year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594641"},{"key":"12","first-page":"255","article-title":"a delay model for router microarchitectures","author":"peh","year":"0","journal-title":"HPCA 2001"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240952"},{"article-title":"opens the floodgates, microprocessor report","year":"2006","author":"niagara","key":"20"},{"journal-title":"Dash Optimization","year":"0","key":"2"},{"year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.50"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.891091"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268966"},{"key":"5","first-page":"15","article-title":"lottery-bus: a new highperformance communication architecture for system-on-chip designs","author":"lahiri","year":"0","journal-title":"DAC 2001"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357979"},{"key":"9","article-title":"an application-specific design methodology for on-chip crossbar generation, trans","author":"murali","year":"0","journal-title":"VLSI"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1261005"}],"event":{"name":"2008 Asia and South Pacific Design Automation Conference (ASPDAC)","start":{"date-parts":[[2008,3,21]]},"location":"Seoul, South Korea","end":{"date-parts":[[2008,3,24]]}},"container-title":["2008 Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4480121\/4483913\/04484019.pdf?arnumber=4484019","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T11:38:14Z","timestamp":1489664294000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4484019\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,1]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2008.4484019","relation":{},"subject":[],"published":{"date-parts":[[2008,1]]}}}