{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:55:37Z","timestamp":1759146937809},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,1]]},"DOI":"10.1109\/aspdac.2008.4484021","type":"proceedings-article","created":{"date-parts":[[2008,4,10]],"date-time":"2008-04-10T14:56:31Z","timestamp":1207839391000},"page":"595-600","source":"Crossref","is-referenced-by-count":2,"title":["The Shining embedded system design methodology based on self dynamic reconfigurable architectures"],"prefix":"10.1109","author":[{"given":"C. A.","family":"Curino","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Fossati","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Rana","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Redaelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. D.","family":"Santambrogio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Sciuto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/92.974899"},{"key":"13","article-title":"replica: a bitstream manipulation filter for module relocation in partial reconfigurable systems","author":"porrmann","year":"2005","journal-title":"The 12th Reconfigurable Architectures Workshop (RAW 2005)"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2004.1362519"},{"year":"0","key":"11"},{"journal-title":"Early Access Partial Reconfiguration Guide","year":"2006","key":"12"},{"year":"0","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2005.1554501"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1193227"},{"journal-title":"Virtex-II Pro Data Sheet Virtex-II ProVirtex-II Pro Data Sheet Virtex-II Pro? Platform FPGA Data Sheet","year":"2003","key":"10"},{"journal-title":"The CoreConnect bus architecture white paper","year":"2004","key":"7"},{"key":"6","first-page":"179","article-title":"exploiting partial dynamic reconfiguration for soc design of complex application on fpga platforms","author":"donato","year":"2005","journal-title":"13th IFIP International Conference on Very Large Scale Integration - IFIP VLSI-SOC"},{"year":"0","key":"5"},{"journal-title":"A lightweight approach for embedded reconfiguration of FPGAs","year":"1991","author":"blodget","key":"4"},{"journal-title":"Embedded Development Kit EDK 8 1","year":"2006","author":"xilinx","key":"9"},{"key":"8","article-title":"a prototyping platform for dynamically reconfigurable system on chip designs","author":"kalte","year":"2002","journal-title":"Proc of the IEEE Workshop Heterogeneous reconfigurable Systems on Chip"}],"event":{"name":"2008 Asia and South Pacific Design Automation Conference (ASPDAC)","start":{"date-parts":[[2008,3,21]]},"location":"Seoul, South Korea","end":{"date-parts":[[2008,3,24]]}},"container-title":["2008 Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4480121\/4483913\/04484021.pdf?arnumber=4484021","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T17:46:16Z","timestamp":1489686376000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4484021\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,1]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2008.4484021","relation":{},"subject":[],"published":{"date-parts":[[2008,1]]}}}