{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:16:40Z","timestamp":1761956200085,"version":"build-2065373602"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,1]]},"DOI":"10.1109\/aspdac.2009.4796444","type":"proceedings-article","created":{"date-parts":[[2009,3,6]],"date-time":"2009-03-06T00:53:27Z","timestamp":1236300807000},"page":"73-78","source":"Crossref","is-referenced-by-count":3,"title":["Tolerating process variations in high-level synthesis using transparent latches"],"prefix":"10.1109","author":[{"family":"Yibo Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yuan Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"The Monte Carlo Method for Semiconductor Device Simulation","year":"1990","author":"jacoboni","key":"15"},{"key":"16","article-title":"a high throughput 16 by 16 bit multiplier for dsp cores","author":"lemonds","year":"1996","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"13","first-page":"1","article-title":"first-order incremental block-based statistical timing analysis","volume":"99","author":"chandu","year":"2005","journal-title":"IEEE TCAD"},{"year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370513"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/43.31522"},{"key":"3","article-title":"statistical clock skew analysis considering intra-die process variations","author":"agarwal","year":"2003","journal-title":"ICCAD"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996695"},{"journal-title":"Statistical Analysis and Optimization for VLSI Timing and Power","year":"2005","author":"srivastava","key":"1"},{"key":"10","article-title":"storage optimization by replacing some flip-flops with latches","author":"lin","year":"1996","journal-title":"European DAC"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-68953-1"},{"key":"6","article-title":"timing variation-aware high-level synthesis","author":"jung","year":"2007","journal-title":"ICCAD"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320050"},{"year":"0","key":"4"},{"year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"}],"event":{"name":"2009 Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2009,1,19]]},"location":"Yokohama, Japan","end":{"date-parts":[[2009,1,22]]}},"container-title":["2009 Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4781528\/4796414\/04796444.pdf?arnumber=4796444","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T18:07:45Z","timestamp":1489774065000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4796444\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2009.4796444","relation":{},"subject":[],"published":{"date-parts":[[2009,1]]}}}