{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:53:12Z","timestamp":1730199192026,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,1]]},"DOI":"10.1109\/aspdac.2009.4796473","type":"proceedings-article","created":{"date-parts":[[2009,3,6]],"date-time":"2009-03-06T00:53:27Z","timestamp":1236300807000},"page":"155-160","source":"Crossref","is-referenced-by-count":2,"title":["A UML-based approach for heterogeneous IP integration"],"prefix":"10.1109","author":[{"family":"Sun Zhenxin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Wong Weng-Fai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"19","DOI":"10.1109\/DATE.2001.915003"},{"year":"0","journal-title":"SystemC","key":"17"},{"year":"0","journal-title":"Velocity website","key":"18"},{"key":"15","first-page":"111","article-title":"soft ip customization model based on metaprogramming techniques, informatica, lith","author":"stuikys","year":"2004","journal-title":"Acad Sci"},{"year":"0","journal-title":"Telelogic Rhapsody","key":"16"},{"year":"0","key":"13"},{"year":"0","journal-title":"OMG UML documentation","key":"14"},{"year":"0","key":"11"},{"key":"12","article-title":"system level synthesis of multiple ip blocks in the behavioral synthesis tool","author":"mukherjee","year":"2003","journal-title":"Int Conf on Parallel and Distributed Computing and Systems (PDCS)"},{"year":"1995","author":"chou","journal-title":"Interface co-synthesis techniques for embedded systems","key":"3"},{"key":"2","article-title":"ip-reuse and platform base designs, system level design with embedded platforms","author":"chandra","year":"2000","journal-title":"DAC Tutorial"},{"key":"1","first-page":"1","article-title":"embedded system co-design: towards portability and rapid integration, hardware\/software codesign","author":"borriello","year":"1996","journal-title":"NATO ASI Series"},{"key":"10","first-page":"101","article-title":"synthesis of concurrent system interface modules with automatic protocol conversion generation","author":"lin","year":"1994","journal-title":"ICCAD"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/FPL.2006.311254"},{"key":"6","first-page":"84","article-title":"discrete cosine transform algorithms for image data compression","author":"feig","year":"1990","journal-title":"Proceedings of Electronic Imaging '90 East"},{"key":"5","first-page":"125","volume":"34","author":"damas?evic?ius","year":"2005","journal-title":"Soft IP customization models based on high-level abstractions"},{"year":"0","key":"4"},{"year":"0","key":"9"},{"year":"2002","author":"keating","journal-title":"Reuse methodology manual from system-on-chip designs","key":"8"}],"event":{"name":"2009 Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2009,1,19]]},"location":"Yokohama, Japan","end":{"date-parts":[[2009,1,22]]}},"container-title":["2009 Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4781528\/4796414\/04796473.pdf?arnumber=4796473","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T18:01:57Z","timestamp":1489773717000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4796473\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2009.4796473","relation":{},"subject":[],"published":{"date-parts":[[2009,1]]}}}