{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T20:45:03Z","timestamp":1725396303840},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,1]]},"DOI":"10.1109\/aspdac.2009.4796478","type":"proceedings-article","created":{"date-parts":[[2009,3,6]],"date-time":"2009-03-06T00:53:27Z","timestamp":1236300807000},"page":"185-190","source":"Crossref","is-referenced-by-count":2,"title":["Incremental and on-demand random walk for iterative power distribution network analysis"],"prefix":"10.1109","author":[{"given":"Yiyu","family":"Shi","sequence":"first","affiliation":[]},{"family":"Wei Yao","sequence":"additional","affiliation":[]},{"given":"Jinjun","family":"Xiong","sequence":"additional","affiliation":[]},{"given":"Lei","family":"He","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"15"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870071"},{"journal-title":"Algorithm Design","year":"2005","author":"kleinberg","key":"14"},{"key":"11","doi-asserted-by":"crossref","DOI":"10.1109\/TCAD.2002.802271","article-title":"a multigrid-like technique for power grid analysis","author":"kozhaya","year":"2002","journal-title":"IEEE Trans on CAD"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382626"},{"key":"3","article-title":"a novel technique for incremental analysis of on-chip power distribution networks","author":"fu","year":"2007","journal-title":"IEEE\/ACM ICCAD"},{"key":"2","article-title":"power grid analysis using random walks","author":"qian","year":"2005","journal-title":"IEEE Trans on CAD"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/BMAS.2008.4751251"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123014"},{"key":"7","article-title":"power analysis of large interconnect grids with multiple sources using model reduction","author":"chiprout","year":"1999","journal-title":"Eur Circuit Theory and Design Conf"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923636"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159687"},{"journal-title":"Electronic Circuit and System Simulation Methods","year":"1994","author":"pillage","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379023"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337407"}],"event":{"name":"2009 Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2009,1,19]]},"location":"Yokohama, Japan","end":{"date-parts":[[2009,1,22]]}},"container-title":["2009 Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4781528\/4796414\/04796478.pdf?arnumber=4796478","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T17:25:30Z","timestamp":1497806730000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4796478\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2009.4796478","relation":{},"subject":[],"published":{"date-parts":[[2009,1]]}}}