{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:23:51Z","timestamp":1763724231873,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,1]]},"DOI":"10.1109\/aspdac.2009.4796479","type":"proceedings-article","created":{"date-parts":[[2009,3,6]],"date-time":"2009-03-06T00:53:27Z","timestamp":1236300807000},"page":"191-196","source":"Crossref","is-referenced-by-count":4,"title":["SAT-Controlled redundancy addition and removal — a novel circuit restructuring technique"],"prefix":"10.1109","author":[{"given":"Chi-An","family":"Wu","sequence":"first","affiliation":[]},{"given":"Ting-Hao","family":"Lin","sequence":"additional","affiliation":[]},{"family":"Shao-Lun Huang","sequence":"additional","affiliation":[]},{"given":"Chung-Yang","family":"Huang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"15"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICASIC.2003.1277533"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527905"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544389"},{"year":"0","key":"12"},{"key":"3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5693-0","author":"huang","year":"1998","journal-title":"Formal Equivalence Checking and Design Debugging"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/274535.274555"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/43.391740"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/92.502203"},{"key":"7","first-page":"1494","article-title":"perturb and simplify: multilevel boolean network optimizer","volume":"15","author":"chang","year":"1996","journal-title":"IEEE TCAD"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1996.547500"},{"key":"5","article-title":"layout driven logic synthesis for fpga","author":"chang","year":"1994","journal-title":"Proc DAC"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217604"},{"year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1996.558227"}],"event":{"name":"2009 Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2009,1,19]]},"location":"Yokohama, Japan","end":{"date-parts":[[2009,1,22]]}},"container-title":["2009 Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4781528\/4796414\/04796479.pdf?arnumber=4796479","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T17:25:29Z","timestamp":1497806729000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4796479\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2009.4796479","relation":{},"subject":[],"published":{"date-parts":[[2009,1]]}}}