{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:34:15Z","timestamp":1761647655964,"version":"3.28.0"},"reference-count":36,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,1]]},"DOI":"10.1109\/aspdac.2009.4796487","type":"proceedings-article","created":{"date-parts":[[2009,3,5]],"date-time":"2009-03-05T19:53:27Z","timestamp":1236282807000},"page":"242-247","source":"Crossref","is-referenced-by-count":64,"title":["Synthesis of networks on chips for 3D systems on chips"],"prefix":"10.1109","author":[{"given":"Srinivasan","family":"Murali","sequence":"first","affiliation":[]},{"given":"Ciprian","family":"Seiculescu","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"journal-title":"Package","year":"0","key":"35"},{"key":"17","first-page":"355","author":"murali","year":"2006","journal-title":"Designing Application-Specific Networks on Chips with Floorplan Information"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817546"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/12.53599"},{"key":"33","doi-asserted-by":"crossref","DOI":"10.4108\/ICST.NANONET2007.2033","article-title":"supporting vertical links for 3d networks on chip: toward an automated design and analysis flow","author":"loi","year":"2007","journal-title":"Proc Nano-Nets"},{"key":"15","first-page":"663","article-title":"a hierarchical modeling framework for on-chip communication architectures","author":"zhu","year":"2002","journal-title":"ICCD 2002"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511804441"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1151074.1151076"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560070"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084857"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183554"},{"year":"0","key":"12"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382591"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055171"},{"key":"22","article-title":"interconnect and thermal-aware floorplanning for 3d microprocessors","author":"hung","year":"2006","journal-title":"Proc ISQED"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.149"},{"journal-title":"3D-STAF Scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits","year":"2007","author":"zhou","key":"24"},{"key":"25","article-title":"new multi-layer stacking technology and trial manufacture","volume":"3 d","author":"miyakawa","year":"2007","journal-title":"Architectures for Semiconductor Integration and Packaging"},{"year":"0","key":"26"},{"key":"27","article-title":"topologies for networks-onchip","author":"pavlidis","year":"2006","journal-title":"Proc SOCC"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.79"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2005.1554447"},{"journal-title":"Networks on Chips Technology and Tools","year":"2006","author":"de micheli","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840047"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240887"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250680"},{"year":"0","key":"7"},{"key":"6","article-title":"exploiting the routing flexibility for energy\/performance aware mapping of regular noc architectures","author":"hu","year":"2003","journal-title":"Proc DATE"},{"year":"0","key":"32"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.1"},{"key":"31","first-page":"130","article-title":"design and management of 3d chip multiprocessors using network-in-memory","author":"li","year":"2006","journal-title":"ISCA"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.11"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269002"}],"event":{"name":"2009 Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2009,1,19]]},"location":"Yokohama, Japan","end":{"date-parts":[[2009,1,22]]}},"container-title":["2009 Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4781528\/4796414\/04796487.pdf?arnumber=4796487","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T13:25:29Z","timestamp":1497792329000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4796487\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2009.4796487","relation":{},"subject":[],"published":{"date-parts":[[2009,1]]}}}