{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T09:56:18Z","timestamp":1742378178773},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,1]]},"DOI":"10.1109\/aspdac.2009.4796499","type":"proceedings-article","created":{"date-parts":[[2009,3,5]],"date-time":"2009-03-05T19:53:27Z","timestamp":1236282807000},"page":"311-316","source":"Crossref","is-referenced-by-count":1,"title":["Computation and data transfer co-scheduling for interconnection bus minimization"],"prefix":"10.1109","author":[{"given":"Cathy","family":"Qun Xu","sequence":"first","affiliation":[]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[]},{"given":"Bessie C.","family":"Hu","sequence":"additional","affiliation":[]},{"given":"Edwin H.M.","family":"Sha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/CCGRID.2007.94"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2000.824366"},{"key":"12","article-title":"demystifying epic and ia-64","author":"song","year":"1998","journal-title":"Microprocessor Report"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/28869.28874"},{"key":"2","doi-asserted-by":"crossref","first-page":"566","DOI":"10.1145\/157485.165042","article-title":"rotation scheduling: a loop pipelining algorithm","author":"chao","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"1","doi-asserted-by":"crossref","first-page":"118","DOI":"10.1145\/500001.500029","article-title":"phase coupled operation assignment for vliw processors with distributed register files","author":"bekooij","year":"2001","journal-title":"International Symposium on System Synthesis (IEEE Cat No 01EX526) ISSS-01"},{"key":"10","first-page":"203","article-title":"Lx: a technology platform for customizable VLIW embedded processing","author":"faraboschi","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.34"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742792"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-007-0045-2"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1188275.1188276"},{"journal-title":"Combinational Optimization Algorithms and Complexity","year":"1998","author":"papadimitriou","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"}],"event":{"name":"2009 Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2009,1,19]]},"location":"Yokohama, Japan","end":{"date-parts":[[2009,1,22]]}},"container-title":["2009 Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4781528\/4796414\/04796499.pdf?arnumber=4796499","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T13:25:30Z","timestamp":1497792330000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4796499\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2009.4796499","relation":{},"subject":[],"published":{"date-parts":[[2009,1]]}}}