{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T17:59:19Z","timestamp":1725386359336},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,1]]},"DOI":"10.1109\/aspdac.2009.4796504","type":"proceedings-article","created":{"date-parts":[[2009,3,6]],"date-time":"2009-03-06T00:53:27Z","timestamp":1236300807000},"page":"341-346","source":"Crossref","is-referenced-by-count":1,"title":["Signal skew aware floorplanning and bumper signal assignment technique for flip-chip"],"prefix":"10.1109","author":[{"family":"Cheng-Yu Wang","sequence":"first","affiliation":[]},{"given":"Wai-Kei","family":"Mak","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"19"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337541"},{"key":"18","first-page":"472","author":"ou","year":"2000","journal-title":"Timing-driven Placement based on Partitioning with Dynamic Cut-net Control"},{"key":"15","first-page":"260","article-title":"dragon2000: standard-cell placement tool for large industry circuits","author":"wang","year":"0","journal-title":"ICCAD2000"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055186"},{"key":"13","article-title":"multilevel k-way hypergraph. partitioning","author":"karypis","year":"1999","journal-title":"Design Automation Conference"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357975"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560057"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855969"},{"year":"0","key":"21"},{"key":"3","article-title":"constraint driven i\/o planning and placement for chip-package co-design","author":"xiong","year":"2007","journal-title":"Proc Asia South Pacific Des Autom Conf"},{"year":"0","key":"20"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IEMT.2003.1225938"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907274"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055146"},{"year":"0","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118357"},{"key":"5","first-page":"1879","article-title":"simple yet effective algorithms for block and i\/o buffer placement in flip-chip design","author":"hsieh","year":"2005","journal-title":"proceedings of IEEE International Symposium on Circuits and Systems"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912202"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147127"},{"key":"8","article-title":"fast flip-chip pin-out designation by pin-block design and floorplanning for package-board code- sign","author":"lee","year":"2007","journal-title":"ACM\/IEEEASP-DAC-07"}],"event":{"name":"2009 Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2009,1,19]]},"location":"Yokohama, Japan","end":{"date-parts":[[2009,1,22]]}},"container-title":["2009 Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4781528\/4796414\/04796504.pdf?arnumber=4796504","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T02:50:37Z","timestamp":1489805437000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4796504\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2009.4796504","relation":{},"subject":[],"published":{"date-parts":[[2009,1]]}}}