{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:38:16Z","timestamp":1725467896513},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,1]]},"DOI":"10.1109\/aspdac.2009.4796512","type":"proceedings-article","created":{"date-parts":[[2009,3,6]],"date-time":"2009-03-06T00:53:27Z","timestamp":1236300807000},"page":"391-396","source":"Crossref","is-referenced-by-count":0,"title":["Noise minimization during power-up stage for a multi-domain power network"],"prefix":"10.1109","author":[{"given":"Wanping","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenjian","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amirali","family":"Shayan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renshen","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhi","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung-Kuan","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896519"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696282"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.901574"},{"article-title":"circuit for independent power-up sequence of a multi-voltage chip","year":"2001","author":"salmon","key":"7"},{"journal-title":"Low Power Methodology Manual","year":"2007","author":"keating","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403504"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.57"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696281"},{"article-title":"mixed voltage, multi-rail, high drive, low noise, adjustable slew rate input\/output buffer","year":"1999","author":"ranjan","key":"8"},{"journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness","year":"1979","author":"garey","key":"11"}],"event":{"name":"2009 Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2009,1,19]]},"location":"Yokohama, Japan","end":{"date-parts":[[2009,1,22]]}},"container-title":["2009 Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4781528\/4796414\/04796512.pdf?arnumber=4796512","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T18:10:07Z","timestamp":1489774207000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4796512\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2009.4796512","relation":{},"subject":[],"published":{"date-parts":[[2009,1]]}}}