{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:46:41Z","timestamp":1730198801257,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,1]]},"DOI":"10.1109\/aspdac.2009.4796571","type":"proceedings-article","created":{"date-parts":[[2009,3,6]],"date-time":"2009-03-06T00:53:27Z","timestamp":1236300807000},"page":"757-762","source":"Crossref","is-referenced-by-count":0,"title":["Mapping method for dynamically reconfigurable architecture"],"prefix":"10.1109","author":[{"given":"Akira","family":"Kuroda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mayuko","family":"Koezuka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hidenori","family":"Matsuzaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takashi","family":"Yoshikawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shigehiro","family":"Asano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","article-title":"dresc: a retargetable compiler for coarse-grained reconfigurable architectures","author":"mei","year":"2002","journal-title":"International Conference on Field-Programmable Technology"},{"key":"2","article-title":"implementation and evaluation of the processor for stream multimedia applications using dynamic reconfiguration","volume":"10","author":"yamada","year":"2007","journal-title":"IEEE COOLChips"},{"key":"1","article-title":"an implementation of hardware accelerator using dynamically reconfigurable architecture","author":"yoshikawa","year":"2006","journal-title":"IEEE HotChips"},{"key":"6","article-title":"an implementation of scheduling algorithm for dynamically reconfigurable architecture using heuristic method","author":"kuroda","year":"2007","journal-title":"ISICE2007"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/502217.502235"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"}],"event":{"name":"2009 Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2009,1,19]]},"location":"Yokohama, Japan","end":{"date-parts":[[2009,1,22]]}},"container-title":["2009 Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4781528\/4796414\/04796571.pdf?arnumber=4796571","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T14:52:53Z","timestamp":1602687173000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4796571"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2009.4796571","relation":{},"subject":[],"published":{"date-parts":[[2009,1]]}}}