{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,27]],"date-time":"2025-11-27T13:27:53Z","timestamp":1764250073398},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/aspdac.2010.5419678","type":"proceedings-article","created":{"date-parts":[[2010,3,2]],"date-time":"2010-03-02T19:36:49Z","timestamp":1267558609000},"page":"879-884","source":"Crossref","is-referenced-by-count":2,"title":["Energy efficient joint scheduling and multi-core interconnect design"],"prefix":"10.1109","author":[{"given":"Cathy Qun","family":"Xu","sequence":"first","affiliation":[]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[]},{"family":"Yi He","sequence":"additional","affiliation":[]},{"given":"Edwin H.M.","family":"Sha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Partitioned-bus architecture synthesis based on data transfer model","author":"lee","year":"1999","journal-title":"Proc Asia-Pacific Conf Hardw Description Lang (APCHDL)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2007.4545456"},{"journal-title":"Embedded Multiprocessors Scheduling and Synchronization","year":"2000","author":"sriram","key":"ref13"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/28869.28874"},{"key":"ref3","first-page":"304","author":"ewering","year":"1990","journal-title":"Automatic High Level Synthesis of Partitioned Buses"},{"key":"ref6","article-title":"Energy costs of transporting switch control bits for a segmented bus","author":"heyrman","year":"0","journal-title":"Proceeding of proRISC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118311"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/606603.606606"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/el:19990331"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/92.748197"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"566","DOI":"10.1145\/157485.165042","article-title":"rotation scheduling: a loop pipelining algorithm","author":"chao","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref9","first-page":"68","article-title":"Leakage current: Moore's law meets static power","author":"kim","year":"2003","journal-title":"Computer"}],"event":{"name":"2010 15th Asia and South Pacific Design Automation Conference ASP-DAC 2010","start":{"date-parts":[[2010,1,18]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2010,1,21]]}},"container-title":["2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5415928\/5419673\/05419678.pdf?arnumber=5419678","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:47:06Z","timestamp":1602690426000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5419678"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2010.5419678","relation":{},"subject":[],"published":{"date-parts":[[2010,1]]}}}