{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T02:21:32Z","timestamp":1725675692984},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/aspdac.2010.5419783","type":"proceedings-article","created":{"date-parts":[[2010,3,2]],"date-time":"2010-03-02T19:36:49Z","timestamp":1267558609000},"page":"781-786","source":"Crossref","is-referenced-by-count":0,"title":["Parametric yield driven resource binding in behavioral synthesis with multi-V<inf>th<\/inf>\/V<inf>dd<\/inf> library"],"prefix":"10.1109","author":[{"family":"Yibo Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yu Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andres","family":"Takach","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Low-power design methodology and applications utilizing dual supply voltages","author":"usami","year":"2000","journal-title":"ASPDAC"},{"key":"ref11","article-title":"Minimizing total power by simultaneous Vdd-Vth assignment","author":"srivastava","year":"2004","journal-title":"IEEE TCAD"},{"key":"ref12","article-title":"Register allocation for high-level synthesis using dual supply voltages","author":"paik","year":"2009","journal-title":"DAC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.142"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4483963"},{"journal-title":"Primetime VX","year":"0","key":"ref15"},{"journal-title":"45nm FreePDK","year":"0","key":"ref16"},{"key":"ref17","article-title":"Leakage current: Moore's Law meets static power","author":"kim","year":"2003","journal-title":"IEEE Computer"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2000.904442"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"200","DOI":"10.1145\/1013235.1013287","article-title":"A New Algorithm for Improved VDD Assignment in Low Power Dual VDD Systems","author":"kulkarni","year":"2004","journal-title":"Proceedings of the 2004 International Symposium on Low Power Electronics and Design LPE"},{"key":"ref4","article-title":"Leakage power optimization with dual-Vth libraray in high-level synthesis","author":"tang","year":"2005","journal-title":"DAC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808436"},{"key":"ref6","article-title":"Timing variation-aware high-level synthesis","author":"jung","year":"2007","journal-title":"ICCAD"},{"key":"ref5","article-title":"Guaranteeing performance yield in high-level synthesis","author":"hung","year":"2006","journal-title":"ICCAD"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796442"},{"key":"ref7","article-title":"A variation aware high level synthesis framework","author":"wang","year":"2008","journal-title":"DATE"},{"key":"ref2","article-title":"High level synthesis for peak power minimization using ILP","author":"shiue","year":"2000","journal-title":"ASAP"},{"journal-title":"High-Level Synthesis from Algorithm to Digital Circuit","year":"2009","author":"coussy","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882491"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378489"},{"key":"ref22","article-title":"An iterative improvement algorithm for low power data pathsynthesis","author":"raghunathan","year":"1995","journal-title":"ICCAD"},{"key":"ref21","doi-asserted-by":"crossref","DOI":"10.1515\/9780691187563","author":"aarts","year":"2003","journal-title":"Local Search in Combinatorial Optimization"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821548"}],"event":{"name":"2010 15th Asia and South Pacific Design Automation Conference ASP-DAC 2010","start":{"date-parts":[[2010,1,18]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2010,1,21]]}},"container-title":["2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5415928\/5419673\/05419783.pdf?arnumber=5419783","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,24]],"date-time":"2021-10-24T07:50:23Z","timestamp":1635061823000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5419783"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2010.5419783","relation":{},"subject":[],"published":{"date-parts":[[2010,1]]}}}