{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:46:31Z","timestamp":1759146391797,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/aspdac.2010.5419786","type":"proceedings-article","created":{"date-parts":[[2010,3,2]],"date-time":"2010-03-02T19:36:49Z","timestamp":1267558609000},"page":"775-780","source":"Crossref","is-referenced-by-count":21,"title":["Gate delay estimation in STA under dynamic power supply noise"],"prefix":"10.1109","author":[{"given":"Takaaki","family":"Okumura","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fumihiro","family":"Minami","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenji","family":"Shimazaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kimihiko","family":"Kuwada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masanori","family":"Hashimoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.825834"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2004.825480"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358080"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.883917"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568600"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120833"},{"key":"ref2","article-title":"Validation of a full-chip simulation model for supply noise and delay dependence on average voltage drop with on-chip delay measurement","volume":"54","author":"ogasawara","year":"2007","journal-title":"IEEE Trans On Circuit and System II"},{"key":"ref1","first-page":"184","article-title":"Vectorless analysis of supply noise induced delay variation","author":"pant","year":"2003","journal-title":"Proc ICCAD"}],"event":{"name":"2010 15th Asia and South Pacific Design Automation Conference ASP-DAC 2010","start":{"date-parts":[[2010,1,18]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2010,1,21]]}},"container-title":["2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5415928\/5419673\/05419786.pdf?arnumber=5419786","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:47:23Z","timestamp":1602690443000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5419786"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2010.5419786","relation":{},"subject":[],"published":{"date-parts":[[2010,1]]}}}