{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:24:34Z","timestamp":1729621474144,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/aspdac.2010.5419798","type":"proceedings-article","created":{"date-parts":[[2010,3,2]],"date-time":"2010-03-02T19:36:49Z","timestamp":1267558609000},"page":"701-706","source":"Crossref","is-referenced-by-count":6,"title":["Incremental high-level synthesis"],"prefix":"10.1109","author":[{"given":"Luciano","family":"Lavagno","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Kondratyev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yosinori","family":"Watanabe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qiang","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mototsugu","family":"Fujii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mitsuru","family":"Tatesawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Noriyasu","family":"Nakayama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1999.758318"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"1576","DOI":"10.1109\/TCAD.2007.895780","article-title":"Unified incremental physical level and high-level synthesis","volume":"26","author":"gu","year":"2007","journal-title":"IEEE Trans on CAD of Integrated Circuits and Systems"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"441","DOI":"10.1145\/196244.196461","article-title":"a system for incremental synthesis to gate-level and reoptimization following rtl design changes","author":"prasad","year":"1994","journal-title":"31st Design Automation Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/BF01840446"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1991.139840"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TSMC.1983.6313167"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1992.270287"},{"key":"ref1","first-page":"14","article-title":"Incremental synthesis","author":"brand","year":"1994","journal-title":"ICCAD '94 Proceedings of the 1994 IEEE\/ACM international conference on Computer-aided design"}],"event":{"name":"2010 15th Asia and South Pacific Design Automation Conference ASP-DAC 2010","start":{"date-parts":[[2010,1,18]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2010,1,21]]}},"container-title":["2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5415928\/5419673\/05419798.pdf?arnumber=5419798","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:47:14Z","timestamp":1602690434000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5419798"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2010.5419798","relation":{},"subject":[],"published":{"date-parts":[[2010,1]]}}}