{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:46:41Z","timestamp":1759146401146},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/aspdac.2010.5419799","type":"proceedings-article","created":{"date-parts":[[2010,3,2]],"date-time":"2010-03-02T14:36:49Z","timestamp":1267540609000},"page":"689-694","source":"Crossref","is-referenced-by-count":4,"title":["Minimizing leakage power in aging-bounded high-level synthesis with design time multi-V<inf>th<\/inf> assignment"],"prefix":"10.1109","author":[{"family":"Yibo Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andres","family":"Takach","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808436"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4483963"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796528"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594244"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796494"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771785"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"139","DOI":"10.1145\/313817.313900","article-title":"Low power synthesis of dual threshold voltage CMOS VLSI circuits","author":"sundararajan","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2005.02.001"},{"journal-title":"Liberty NCX","year":"0","key":"ref18"},{"key":"ref19","article-title":"High level synthesis for peak power minimization using ILP","author":"shiue","year":"2000","journal-title":"ASAP"},{"key":"ref4","article-title":"Efficient transistor-level sizing technique under temporal performance degradation due to NBTI","author":"kang","year":"2007","journal-title":"ICCD"},{"key":"ref3","article-title":"BSIM4 gate leakage model including source-drain partition","author":"cao","year":"2000","journal-title":"IEDM"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364650"},{"key":"ref5","article-title":"NBTI-aware synthesis of digital circuits","author":"kumar","year":"2007","journal-title":"DAC"},{"key":"ref8","article-title":"Low power scheduling with resources operating at multiple voltages","author":"shiue","year":"2000","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090683"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320885"},{"key":"ref1","article-title":"An analytical model for negative bias temperature instability","author":"kumar","year":"2006","journal-title":"ICCAD"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065634"},{"journal-title":"45nm FreePDK","year":"0","key":"ref20"}],"event":{"name":"2010 15th Asia and South Pacific Design Automation Conference ASP-DAC 2010","start":{"date-parts":[[2010,1,18]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2010,1,21]]}},"container-title":["2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5415928\/5419673\/05419799.pdf?arnumber=5419799","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T11:47:13Z","timestamp":1602676033000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5419799"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2010.5419799","relation":{},"subject":[],"published":{"date-parts":[[2010,1]]}}}