{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T16:09:25Z","timestamp":1780675765779,"version":"3.54.1"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/aspdac.2010.5419801","type":"proceedings-article","created":{"date-parts":[[2010,3,2]],"date-time":"2010-03-02T19:36:49Z","timestamp":1267558609000},"page":"675-680","source":"Crossref","is-referenced-by-count":15,"title":["Statistical time borrowing for pulsed-latch circuit designs"],"prefix":"10.1109","author":[{"given":"Seungwhun","family":"Paik","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lee-eun","family":"Yu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Youngsoo","family":"Shin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","author":"weste","year":"2005","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref3","article-title":"Pulse-latch approach reduces dynamic power","author":"shibatani","year":"2006","journal-title":"EE Times"},{"key":"ref10","author":"kleinberg","year":"2006","journal-title":"Algorithm Design"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382597"},{"key":"ref11","year":"0","journal-title":"http \/\/www opencores org\/"},{"key":"ref5","first-page":"224","article-title":"Pulse width allocation with clock skew scheduling for optimizing pulsed latch-based sequential circuits","author":"lee","year":"2008","journal-title":"Proc Int Conf on Computer Aided Design"},{"key":"ref12","article-title":"a system for sequential circuit synthesis","author":"sentovich","year":"1992","journal-title":"Technical Report UCBIERL M92\/41"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114839"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503067"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803943"},{"key":"ref9","first-page":"619","article-title":"Clock schedule verification under process variations","author":"chen","year":"2004","journal-title":"Proc Int Conf on Computer Aided Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.962279"}],"event":{"name":"2010 15th Asia and South Pacific Design Automation Conference ASP-DAC 2010","location":"Taipei, Taiwan","start":{"date-parts":[[2010,1,18]]},"end":{"date-parts":[[2010,1,21]]}},"container-title":["2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5415928\/5419673\/05419801.pdf?arnumber=5419801","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:46:58Z","timestamp":1602690418000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5419801"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2010.5419801","relation":{},"subject":[],"published":{"date-parts":[[2010,1]]}}}