{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:53:17Z","timestamp":1773247997340,"version":"3.50.1"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/aspdac.2010.5419803","type":"proceedings-article","created":{"date-parts":[[2010,3,2]],"date-time":"2010-03-02T19:36:49Z","timestamp":1267558609000},"page":"663-668","source":"Crossref","is-referenced-by-count":3,"title":["Statistical timing verification for transparently latched circuits through structural graph traversal"],"prefix":"10.1109","author":[{"family":"Xingliang Yuan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jia Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"941","article-title":"Convergenceprovable statistical timing analysis with level-sensitive latches and feedback loops","author":"zhang","year":"2006","journal-title":"ASPDAC"},{"key":"ref11","author":"cormen","year":"2001","journal-title":"Introduction to Algorithms"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.893544"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123055"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1995.515631"},{"key":"ref3","first-page":"331","article-title":"First-order incremental block-based statistical timing analysis","author":"visweswariah","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.124419"},{"key":"ref5","first-page":"552","article-title":"checkTc and minTc: Timing verification and optimal clocking of synchronous digital circuits","author":"sakallah","year":"1990","journal-title":"ICCAD"},{"key":"ref8","article-title":"Timing issues in sequential circuits","author":"shenoy","year":"1993"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279387"},{"key":"ref2","first-page":"1467","article-title":"Statistical timing analysis under spatial correlations","volume":"24","author":"chang","year":"2005","journal-title":"IEEE TCAD"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"},{"key":"ref9","first-page":"1847","article-title":"Statistical timing verification for transparently latched circuits","volume":"25","author":"chen","year":"2006","journal-title":"IEEE TCAD"}],"event":{"name":"2010 15th Asia and South Pacific Design Automation Conference ASP-DAC 2010","location":"Taipei, Taiwan","start":{"date-parts":[[2010,1,18]]},"end":{"date-parts":[[2010,1,21]]}},"container-title":["2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5415928\/5419673\/05419803.pdf?arnumber=5419803","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:46:56Z","timestamp":1602690416000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5419803"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2010.5419803","relation":{},"subject":[],"published":{"date-parts":[[2010,1]]}}}