{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T03:32:52Z","timestamp":1725420772992},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/aspdac.2010.5419817","type":"proceedings-article","created":{"date-parts":[[2010,3,2]],"date-time":"2010-03-02T19:36:49Z","timestamp":1267558609000},"page":"581-586","source":"Crossref","is-referenced-by-count":0,"title":["Bounded potential slack: Enabling time budgeting for dual-V<inf>t<\/inf> allocation of hierarchical design"],"prefix":"10.1109","author":[{"given":"Jun","family":"Seomun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seungwhun","family":"Paik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youngsoo","family":"Shin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"205","article-title":"Low power design using dual threshold voltage","author":"ho","year":"2004","journal-title":"Proc Asia South Pacific Design Automation Conf"},{"key":"ref11","first-page":"436","article-title":"Stand-by power minimization through simultaneous threshold voltage selelction and circuit sizing","author":"sirichotiyakul","year":"1999","journal-title":"Proc Design Automation Conf"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"486","DOI":"10.1109\/DAC.2002.1012674","article-title":"Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors","author":"karnik","year":"2002","journal-title":"Proc Design Automation Conf"},{"key":"ref13","first-page":"773","article-title":"Statistical optimization of leakage power considering process variations using dual-Vth and sizing","author":"srivastava","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"198","DOI":"10.1109\/ICCAD.2000.896474","article-title":"Potential slack: an effective metric of combinational circuit performance","author":"chen","year":"2000","journal-title":"Proc Int Conf on Computer Aided Design"},{"key":"ref15","first-page":"265","article-title":"Potential slack budgeting with clock skew optimization","author":"wang","year":"2004","journal-title":"Proc Int Conf on Computer Design"},{"year":"0","key":"ref16","article-title":"Openaccess"},{"year":"0","key":"ref17","article-title":"GNU Linear Programming Kit"},{"key":"ref18","first-page":"195","article-title":"Managing power and performance for System-on-Chip designs using voltage islands","author":"lackey","year":"2002","journal-title":"Proc Int Conf on Computer Aided Design"},{"key":"ref19","first-page":"125","article-title":"High-performance and low-power challenges for sub-70nm microprocessor circuits","author":"krishnamurthy","year":"2002","journal-title":"Proc Custom Integrated Circuits Conf"},{"key":"ref4","first-page":"202","article-title":"Delay budgeting for a timing-closure-driven design method","author":"kuo","year":"2000","journal-title":"Proc Int Conf on Computer Aided Design"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1995.518226"},{"year":"2005","key":"ref6","article-title":"Budgeting for Synthesis User Guide"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382583"},{"year":"2007","key":"ref8","article-title":"Design Compiler User Guide"},{"year":"0","key":"ref7","article-title":"Opencores"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.466.0661"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776009"},{"key":"ref9","first-page":"375","article-title":"Standby power optimization via transistor sizing and dual threshold voltage assignment","author":"ketkar","year":"2002","journal-title":"Proc Int Conf on Computer Aided Design"}],"event":{"name":"2010 15th Asia and South Pacific Design Automation Conference ASP-DAC 2010","start":{"date-parts":[[2010,1,18]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2010,1,21]]}},"container-title":["2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5415928\/5419673\/05419817.pdf?arnumber=5419817","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:47:09Z","timestamp":1602690429000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5419817"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2010.5419817","relation":{},"subject":[],"published":{"date-parts":[[2010,1]]}}}