{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T12:29:46Z","timestamp":1725625786161},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/aspdac.2010.5419828","type":"proceedings-article","created":{"date-parts":[[2010,3,2]],"date-time":"2010-03-02T19:36:49Z","timestamp":1267558609000},"page":"529-534","source":"Crossref","is-referenced-by-count":8,"title":["Efficient throughput-guarantees for latency-sensitive networks-on-chip"],"prefix":"10.1109","author":[{"given":"Jonas","family":"Diemer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rolf","family":"Ernst","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Kauschke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.49"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771803"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.31"},{"key":"ref13","article-title":"Latency criticality aware on-chip communication","author":"li","year":"2009","journal-title":"DATE"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"ref15","article-title":"Mapping and management of communication services on MP-SoC platforms","author":"marescaux","year":"2007","journal-title":"TU Eindhoven"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250708"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.1145\/1360612.1360617","article-title":"Larrabee: a many-core x86 architecture for visual computing","author":"seiler","year":"2008","journal-title":"ACM Trans Graph"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1016\/j.sysarc.2003.07.004","article-title":"QNoC: QoS architecture and design process for network on chip","author":"bolotin","year":"2004","journal-title":"f Syst Archit"},{"journal-title":"The MANGO clockless network-on-chip Concepts and implementation","year":"2005","author":"bjerregaard","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090730"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176275"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289877"},{"key":"ref9","article-title":"Traffic shaping for an FPGA based SDRAM controller with complex QoS requirements","author":"heithecker","year":"2005","journal-title":"DAC"}],"event":{"name":"2010 15th Asia and South Pacific Design Automation Conference ASP-DAC 2010","start":{"date-parts":[[2010,1,18]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2010,1,21]]}},"container-title":["2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5415928\/5419673\/05419828.pdf?arnumber=5419828","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:47:00Z","timestamp":1602690420000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5419828"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2010.5419828","relation":{},"subject":[],"published":{"date-parts":[[2010,1]]}}}