{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T02:21:50Z","timestamp":1725675710479},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/aspdac.2010.5419836","type":"proceedings-article","created":{"date-parts":[[2010,3,2]],"date-time":"2010-03-02T19:36:49Z","timestamp":1267558609000},"page":"480-485","source":"Crossref","is-referenced-by-count":2,"title":["Critical-PMOS-aware clock tree design methodology for anti-aging zero skew clock gating"],"prefix":"10.1109","author":[{"given":"Shih-Hsu","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chia-Ming","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Wen-Pin Tu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Song-Bin Pan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.924824"},{"article-title":"Method and Apparatus for Minimizing Clock Skew in a Balanced Tree when Interfacing to an Unbalanced Load","year":"2004","author":"rodgers","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391653"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"622","DOI":"10.1145\/775832.775989","article-title":"Clock Tree Power Optimization based on RTL Clock Gating","author":"donno","year":"2003","journal-title":"Proc of IEEE\/ACM Design Automation Conference"},{"article-title":"Synthesis and Optimization of Digital Circuits","year":"1995","author":"micheli","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628871"},{"key":"ref1","first-page":"370","article-title":"NBTI-Aware Synthesis of Digital Circuits","author":"kumar","year":"2007","journal-title":"Proc of IEEE\/ACM Design Automation Conference"}],"event":{"name":"2010 15th Asia and South Pacific Design Automation Conference ASP-DAC 2010","start":{"date-parts":[[2010,1,18]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2010,1,21]]}},"container-title":["2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5415928\/5419673\/05419836.pdf?arnumber=5419836","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,24]],"date-time":"2021-10-24T07:50:06Z","timestamp":1635061806000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5419836"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2010.5419836","relation":{},"subject":[],"published":{"date-parts":[[2010,1]]}}}