{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:21:33Z","timestamp":1725524493148},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/aspdac.2010.5419843","type":"proceedings-article","created":{"date-parts":[[2010,3,2]],"date-time":"2010-03-02T19:36:49Z","timestamp":1267558609000},"page":"425-430","source":"Crossref","is-referenced-by-count":7,"title":["Guided gate-level ATPG for sequential circuits using a high-level test generation approach"],"prefix":"10.1109","author":[{"given":"Bijan","family":"Alizadeh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"647","article-title":"Test generation for gigahertz processors using an automatic functional constraint extractor","author":"tupuri","year":"1999","journal-title":"Proc Design Automation Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.712102"},{"key":"ref12","first-page":"298","article-title":"High level test generation without ILP and SAT Solvers","author":"alizadeh","year":"2007","journal-title":"Int l Workshop High-Level Design Validation and Test"},{"key":"ref13","first-page":"15","article-title":"HED: A Canonical and Compact Hybrid Word-Boolean Representation as a Formal Model for Hardware\/Software Co-designs","author":"alizadeh","year":"2007","journal-title":"International Workshop on Constraints in Formal Verification (CFV07)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/54.329454"},{"journal-title":"ITC'99 Benchmarks","year":"0","key":"ref15"},{"journal-title":"Flextest","year":"0","key":"ref16"},{"year":"0","key":"ref17"},{"key":"ref4","first-page":"120","article-title":"Smart Simulation using Collaborative Formal and Simulation Engines","author":"ho","year":"2000","journal-title":"Proceedings of ICCAD"},{"key":"ref3","first-page":"385","article-title":"Enhancing Simulation with BDDs and ATPGs","author":"ganai","year":"1999","journal-title":"Proceedings of Design Automation Conference (DAC)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"528","DOI":"10.1145\/277044.277187","article-title":"Functional vector generation for HDL models using linear programming and 3-satisfiability","author":"fallah","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2003.1250800"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.913758"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/225871.225880"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743202"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270851"}],"event":{"name":"2010 15th Asia and South Pacific Design Automation Conference ASP-DAC 2010","start":{"date-parts":[[2010,1,18]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2010,1,21]]}},"container-title":["2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5415928\/5419673\/05419843.pdf?arnumber=5419843","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:47:03Z","timestamp":1602690423000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5419843"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2010.5419843","relation":{},"subject":[],"published":{"date-parts":[[2010,1]]}}}