{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:46:59Z","timestamp":1730198819609,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/aspdac.2010.5419866","type":"proceedings-article","created":{"date-parts":[[2010,3,2]],"date-time":"2010-03-02T14:36:49Z","timestamp":1267540609000},"page":"355-356","source":"Crossref","is-referenced-by-count":3,"title":["Cascaded time difference amplifier using differential logic delay cell"],"prefix":"10.1109","author":[{"given":"Shingo","family":"Mandai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toru","family":"Nakura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Makoto","family":"Ikeda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kunihiro","family":"Asada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874281"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/82.868466"},{"key":"ref6","first-page":"548","article-title":"90nm 4.7ps-Resolution 0.7-LSB Single-Shot precision and 19pJ-per-Shot Local Passive Interpolation Time-to-Digital Converter with On-Chip Characterization","author":"henzler","year":"0","journal-title":"IEEE ISSCC Dig of Tech Papers"},{"key":"ref5","first-page":"156","article-title":"A Low Jitter 1.6GHz Multiplying DLL Utilizing a Scrambling Time-to-Digital Converter and Digital Correlation","author":"helal","year":"2007","journal-title":"IEEE Symp VLSI Circuits Dig of Tech Papers"},{"key":"ref8","first-page":"208","article-title":"Time Difference Amplifier using Closed-Loop Gain Control","author":"nakura","year":"2009","journal-title":"IEEE Symp VLSI Circuits Dig of Tech Papers"},{"key":"ref7","article-title":"A9b, 1.25ps Resolution Coarse-Fine Time-to-Digital Converter in 90nm CMOS that Amplifies a Time Residue","volume":"43","author":"lee","year":"2008","journal-title":"IEEE JSSC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.823449"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2009.5423907"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1988.1037453"}],"event":{"name":"2010 15th Asia and South Pacific Design Automation Conference ASP-DAC 2010","start":{"date-parts":[[2010,1,18]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2010,1,21]]}},"container-title":["2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5415928\/5419673\/05419866.pdf?arnumber=5419866","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T00:55:10Z","timestamp":1489884910000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5419866\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2010.5419866","relation":{},"subject":[],"published":{"date-parts":[[2010,1]]}}}