{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,13]],"date-time":"2026-02-13T23:25:04Z","timestamp":1771025104541,"version":"3.50.1"},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/aspdac.2010.5419887","type":"proceedings-article","created":{"date-parts":[[2010,3,2]],"date-time":"2010-03-02T19:36:49Z","timestamp":1267558609000},"page":"241-246","source":"Crossref","is-referenced-by-count":21,"title":["Improved on-chip router analytical power and area modeling"],"prefix":"10.1109","author":[{"given":"Andrew B.","family":"Kahng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bill","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kambiz","family":"Samadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","year":"0","journal-title":"Cadence SOC Encounter User's Manual"},{"key":"ref30","year":"0"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253186"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2002.996731"},{"key":"ref14","first-page":"63","article-title":"A 4.6Tbits\/s 3.6GHz Single-cycle NoC Router with a Novel Switch Allocator in 65nm CMOS","author":"kumar","year":"2007","journal-title":"Proc ICCD"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2008.11.023"},{"key":"ref16","first-page":"2","article-title":"Networks On Chip: A New Paradigm for Systems on Chip Design","author":"de micheli","year":"2002","journal-title":"Proc DATE"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/50285"},{"key":"ref18","first-page":"521","article-title":"PIRATE: A Framework for Power\/Performance Exploration of Network-on-Chip Architectures","author":"palermo","year":"2004","journal-title":"Proc PATMOS"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628902"},{"key":"ref28","year":"0","journal-title":"MARS User Guide"},{"key":"ref4","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref27","year":"0","journal-title":"Netmaker"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269258"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4483953"},{"key":"ref29","year":"0"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560073"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240952"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269067"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1214\/aos\/1176347963"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.6"},{"key":"ref20","article-title":"Monte Carlo Techniques for Physical Synthesis Design Convergence Exploration","author":"spix","year":"2009","journal-title":"Proc DAC"},{"key":"ref22","first-page":"294","article-title":"Orion: A Power-Performance Simulator for Interconnection Networks","author":"wang","year":"2002","journal-title":"Proc MICRO"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2006.10.049"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337436"},{"key":"ref26","year":"0","journal-title":"Matlab"},{"key":"ref25","year":"2007","journal-title":"International Technology Roadmap for Semiconductors"}],"event":{"name":"2010 15th Asia and South Pacific Design Automation Conference ASP-DAC 2010","location":"Taipei, Taiwan","start":{"date-parts":[[2010,1,18]]},"end":{"date-parts":[[2010,1,21]]}},"container-title":["2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5415928\/5419673\/05419887.pdf?arnumber=5419887","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T04:11:57Z","timestamp":1489896717000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5419887\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2010.5419887","relation":{},"subject":[],"published":{"date-parts":[[2010,1]]}}}