{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:34:29Z","timestamp":1761323669152,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/aspdac.2010.5419911","type":"proceedings-article","created":{"date-parts":[[2010,3,2]],"date-time":"2010-03-02T19:36:49Z","timestamp":1267558609000},"page":"101-106","source":"Crossref","is-referenced-by-count":5,"title":["A new compilation technique for SIMD code generation across basic block boundaries"],"prefix":"10.1109","author":[{"given":"Hiroaki","family":"Tanaka","sequence":"first","affiliation":[]},{"given":"Yutaka","family":"Ota","sequence":"additional","affiliation":[]},{"given":"Nobu","family":"Matsumoto","sequence":"additional","affiliation":[]},{"given":"Takuji","family":"Hieda","sequence":"additional","affiliation":[]},{"given":"Yoshinori","family":"Takeuchi","sequence":"additional","affiliation":[]},{"given":"Masaharu","family":"Imai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/349299.349320"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/996841.996853"},{"key":"ref10","first-page":"165","article-title":"Superword-Level Parallelism in the Presence of Control Flow","author":"shin","year":"0","journal-title":"International Symposium on Code Generation and Optimization CGO-05"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"437","DOI":"10.20965\/jrm.2005.p0437","article-title":"Development of image recognition processor based on configurable processor","volume":"17","author":"miyamori","year":"0","journal-title":"Journal of Robotics and Mechatronics"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e90-a.12.2800"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/362652.362661"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2006.25"},{"key":"ref7","first-page":"262","article-title":"A 9.7mW AAC Decoding, 620mW H.264 720p 60fps Decoding, 8-Core Media Processor with Embedded Forward Body-biasing and Power-gating Circuit in 65nm CMOS technology","author":"nomura","year":"0","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/115372.115320"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1133981.1133997"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1014230429447"}],"event":{"name":"2010 15th Asia and South Pacific Design Automation Conference ASP-DAC 2010","start":{"date-parts":[[2010,1,18]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2010,1,21]]}},"container-title":["2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5415928\/5419673\/05419911.pdf?arnumber=5419911","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,26]],"date-time":"2019-05-26T15:19:48Z","timestamp":1558883988000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5419911\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2010.5419911","relation":{},"subject":[],"published":{"date-parts":[[2010,1]]}}}