{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:47:12Z","timestamp":1730198832228,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/aspdac.2011.5722158","type":"proceedings-article","created":{"date-parts":[[2011,3,5]],"date-time":"2011-03-05T07:54:28Z","timestamp":1299311668000},"page":"101-102","source":"Crossref","is-referenced-by-count":1,"title":["A 58–63.6GHz quadrature PLL frequency synthesizer using dual-injection technique"],"prefix":"10.1109","author":[{"given":"Ahmed","family":"Musa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rui","family":"Murakami","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takahiro","family":"Sato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Win","family":"Chaivipas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenichi","family":"Okada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akira","family":"Matsuzawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"404","article-title":"A 50.8–53GHz Clock Generator Using a Harmonic-Locked PD in 0.13um CMOS","volume":"55","author":"lee","year":"2008","journal-title":"TCASII"},{"key":"ref3","first-page":"307","article-title":"A Digitally Calibrated 64.3–66.2GHz Phase-Locked Loop","author":"tsai","year":"2008","journal-title":"RFIC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2007.4430344"},{"key":"ref5","first-page":"196","article-title":"A 58-to-60.4GHz Frequency Synthesizer in 90nm CMOS","author":"lee","year":"2007","journal-title":"ISSCC"},{"key":"ref2","article-title":"A 58–63.6ghz quadrature pll frequency synthesizer in 65nm cmos","author":"musa","year":"2010","journal-title":"ASSCC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977524"}],"event":{"name":"2011 16th Asia and South Pacific Design Automation Conference ASP-DAC 2011","start":{"date-parts":[[2011,1,25]]},"location":"Yokohama, Japan","end":{"date-parts":[[2011,1,28]]}},"container-title":["16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5716646\/5722157\/05722158.pdf?arnumber=5722158","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T02:24:59Z","timestamp":1490063099000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5722158\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2011.5722158","relation":{},"subject":[],"published":{"date-parts":[[2011,1]]}}}