{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:13:33Z","timestamp":1763468013117,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/aspdac.2011.5722175","type":"proceedings-article","created":{"date-parts":[[2011,3,5]],"date-time":"2011-03-05T07:54:28Z","timestamp":1299311668000},"page":"147-153","source":"Crossref","is-referenced-by-count":1,"title":["Template-based memory access engine for accelerators in SoCs"],"prefix":"10.1109","author":[{"given":"Bin","family":"Li","sequence":"first","affiliation":[]},{"given":"Zhen","family":"Fang","sequence":"additional","affiliation":[]},{"given":"Ravi","family":"Iyer","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10010"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10030"},{"key":"ref12","first-page":"397","article-title":"Memory prefetching using adaptive stream detection","author":"hur","year":"2006","journal-title":"Microarchitecture"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/40.946678"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416638"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871759"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413123"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.38"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOT.2004.1348181"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"ref4","first-page":"87","article-title":"Tolerating latency through sottware-controlled data prefetching","volume":"12","author":"mowry","year":"1991","journal-title":"JPDC"},{"year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1991.1021598"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379250"},{"key":"ref8","first-page":"363","article-title":"Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers","author":"jouppi","year":"1990","journal-title":"ISCA"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765944"},{"year":"0","key":"ref2"},{"year":"0","key":"ref1"},{"key":"ref9","first-page":"609","article-title":"Effective hardware-based data prefetching for high-performance processors","volume":"44","author":"baer","year":"1995","journal-title":"IEEE TC"},{"key":"ref20","article-title":"Understanding How Off-chip Memory Bandwidth Partitioning in Chip-Multiprocessors Affects System Performance","author":"liu","year":"2010","journal-title":"HPCA"}],"event":{"name":"2011 16th Asia and South Pacific Design Automation Conference ASP-DAC 2011","start":{"date-parts":[[2011,1,25]]},"location":"Yokohama, Japan","end":{"date-parts":[[2011,1,28]]}},"container-title":["16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5716646\/5722157\/05722175.pdf?arnumber=5722175","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,20]],"date-time":"2017-03-20T21:50:50Z","timestamp":1490046650000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5722175\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2011.5722175","relation":{},"subject":[],"published":{"date-parts":[[2011,1]]}}}