{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:06:46Z","timestamp":1771700806834,"version":"3.50.1"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/aspdac.2011.5722182","type":"proceedings-article","created":{"date-parts":[[2011,3,5]],"date-time":"2011-03-05T07:54:28Z","timestamp":1299311668000},"page":"190-195","source":"Crossref","is-referenced-by-count":18,"title":["Pulser gating: A clock gating of pulsed-latch circuits"],"prefix":"10.1109","author":[{"given":"Sangmin","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Inhak","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seungwhun","family":"Paik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youngsoo","family":"Shin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","year":"0"},{"key":"ref11","article-title":"Design Compiler User Guide","year":"2008"},{"key":"ref12","article-title":"IC Compiler User Guide","year":"2008"},{"key":"ref13","article-title":"SIS: a system for sequential circuit synthesis","author":"sentovich","year":"1992","journal-title":"Tech Rep UCB\/ERL M92\/41"},{"key":"ref14","article-title":"NanoSim User Guide","year":"2008"},{"key":"ref4","article-title":"Pulse-latch approach reduces dynamic power","author":"shibatani","year":"2006","journal-title":"EE Times"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837346"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"160","DOI":"10.1145\/1629911.1629957","article-title":"resurrecting infeasible clock-gating functions","author":"arbel","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.503933"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/92.406998"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ETC.1989.36234"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803943"},{"key":"ref1","first-page":"140","article-title":"A 100 MHz 0.4W RISC processor with 200 MHz multiply-adder, using pulse-register technique","author":"kozu","year":"1996","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270347"}],"event":{"name":"2011 16th Asia and South Pacific Design Automation Conference ASP-DAC 2011","location":"Yokohama, Japan","start":{"date-parts":[[2011,1,25]]},"end":{"date-parts":[[2011,1,28]]}},"container-title":["16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5716646\/5722157\/05722182.pdf?arnumber=5722182","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T16:31:46Z","timestamp":1497889906000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5722182\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2011.5722182","relation":{},"subject":[],"published":{"date-parts":[[2011,1]]}}}