{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T04:31:08Z","timestamp":1725769868059},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/aspdac.2011.5722191","type":"proceedings-article","created":{"date-parts":[[2011,3,5]],"date-time":"2011-03-05T07:54:28Z","timestamp":1299311668000},"page":"243-248","source":"Crossref","is-referenced-by-count":5,"title":["On the interplay of loop caching, code compression, and cache configuration"],"prefix":"10.1109","author":[{"given":"Marisha","family":"Rawlins","sequence":"first","affiliation":[]},{"given":"Ann","family":"Gordon-Ross","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1952.273898"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337423"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"241","DOI":"10.1145\/344166.344610","article-title":"a low power unified cache architecture providing power and performance flexibility","author":"malik","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269096"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785539"},{"key":"ref15","first-page":"145","article-title":"Designing the Low-Power M~JCORE Architecture","author":"scott","year":"1998","journal-title":"International Symposium on Computer Architecture Power Driven Microarchitecture Workshop"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1992.697002"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/993396.993405"},{"key":"ref18","article-title":"A highly-configurable Cache Architecture for Embedded Systems","author":"zhang","year":"2000","journal-title":"30th Annual International Symposium on Computer Architecture"},{"year":"0","key":"ref4"},{"key":"ref3","article-title":"Evaluating Future Microprocessors: The SimpleScalar ToolSet","author":"burger","year":"1996","journal-title":"University of Wisconsin-Madison Computer Science Department Tech Report CS-TR-1308"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364686"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1057661.1057760"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.4"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268850"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945426"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"}],"event":{"name":"2011 16th Asia and South Pacific Design Automation Conference ASP-DAC 2011","start":{"date-parts":[[2011,1,25]]},"location":"Yokohama, Japan","end":{"date-parts":[[2011,1,28]]}},"container-title":["16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5716646\/5722157\/05722191.pdf?arnumber=5722191","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,8]],"date-time":"2019-06-08T21:14:15Z","timestamp":1560028455000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5722191\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2011.5722191","relation":{},"subject":[],"published":{"date-parts":[[2011,1]]}}}