{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T13:51:24Z","timestamp":1725457884308},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/aspdac.2011.5722199","type":"proceedings-article","created":{"date-parts":[[2011,3,5]],"date-time":"2011-03-05T12:54:28Z","timestamp":1299329668000},"page":"285-290","source":"Crossref","is-referenced-by-count":0,"title":["Run-time adaptive performance compensation using on-chip sensors"],"prefix":"10.1109","author":[{"given":"Masanori","family":"Hashimoto","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594246"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.915529"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E92.A.3094"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E92.A.3094"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280882"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803957"},{"key":"ref3","first-page":"232","article-title":"Concurrent autonomous self-test for uncore components in system-on-chips","author":"yanjing","year":"2010","journal-title":"Proc VLSI Test Symposium (VTS)"},{"key":"ref6","first-page":"400","article-title":"Razor II: In Situ Error Detection and Correction for PVT and SER Tolerance","author":"blaauw","year":"0"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870912"},{"key":"ref8","first-page":"402","article-title":"Fine-Grain Redundant Logic Using Defect-Prediction Flip-Flops","author":"nakura","year":"0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.23"},{"key":"ref2","first-page":"885","article-title":"CASP: Concurrent Autonomous Chip Self-Test Using Stored Test Patterns","author":"yanjing","year":"2008","journal-title":"Proc Design Automation and Test in Europe"},{"key":"ref1","first-page":"21","article-title":"Aging test strategy and adaptive test scheduling for SoC failure prediction","author":"hyunbean","year":"2010","journal-title":"Proc IEEE Int'l On-Line Testing Symp (IOLTS)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831432"}],"event":{"name":"2011 16th Asia and South Pacific Design Automation Conference ASP-DAC 2011","start":{"date-parts":[[2011,1,25]]},"location":"Yokohama, Japan","end":{"date-parts":[[2011,1,28]]}},"container-title":["16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5716646\/5722157\/05722199.pdf?arnumber=5722199","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T06:42:49Z","timestamp":1490078569000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5722199\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2011.5722199","relation":{},"subject":[],"published":{"date-parts":[[2011,1]]}}}