{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,30]],"date-time":"2025-10-30T01:49:35Z","timestamp":1761788975628},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/aspdac.2011.5722204","type":"proceedings-article","created":{"date-parts":[[2011,3,5]],"date-time":"2011-03-05T12:54:28Z","timestamp":1299329668000},"page":"306-310","source":"Crossref","is-referenced-by-count":5,"title":["From RTL to silicon: The case for automated debug"],"prefix":"10.1109","author":[{"given":"Andreas","family":"Veneris","sequence":"first","affiliation":[]},{"given":"Brian","family":"Keng","sequence":"additional","affiliation":[]},{"given":"Sean","family":"Safarpour","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.811329"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/92.585227"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852031"},{"key":"ref13","first-page":"91","article-title":"Automating post-silicon debugging and repair","author":"chang","year":"2007","journal-title":"Int'l Conf on CAD"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923234"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.74"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061270"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030593"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366131"},{"key":"ref19","article-title":"FPGAs advance, but verification challenges increase","author":"orecchio","year":"2010","journal-title":"EE Times"},{"key":"ref4","article-title":"De Geus touts new products, says ICs will rebound","author":"mcgrath","year":"2009","journal-title":"EE Times"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763057"},{"key":"ref3","article-title":"Virtually every ASIC ends up an FPGA","author":"jaeger","year":"2007","journal-title":"EE Times"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061370"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630082"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"212","DOI":"10.1145\/196244.196356","article-title":"rectification of multiple logic design errors in multiple output circuits","author":"tomita","year":"1994","journal-title":"31st Design Automation Conference"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5693-0","author":"huang","year":"1998","journal-title":"Formal Equivalence Checking and Design Debugging"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1007\/978-3-540-70545-1_3","article-title":"Assertion-based verification: Industry myths to realities (invited tutorial)","author":"foster","year":"2008","journal-title":"Computer Aided Verification"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743310"},{"journal-title":"System-On-A-Chip Verification Methodology and Techniques","year":"2000","author":"rashinkar","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.19"},{"key":"ref22","article-title":"A new approach to silicon debug","author":"abramovici","year":"2005","journal-title":"IEEE International Silicon Debug and Diagnosis Workshop"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041815"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8586-4"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364595"},{"key":"ref26","first-page":"982","article-title":"Automated data analysis solutions to silicon debug","author":"yang","year":"2009","journal-title":"Design Automation and Test in Europe"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2008.ECP.9"}],"event":{"name":"2011 16th Asia and South Pacific Design Automation Conference ASP-DAC 2011","start":{"date-parts":[[2011,1,25]]},"location":"Yokohama, Japan","end":{"date-parts":[[2011,1,28]]}},"container-title":["16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5716646\/5722157\/05722204.pdf?arnumber=5722204","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,9]],"date-time":"2019-06-09T01:14:06Z","timestamp":1560042846000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5722204\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2011.5722204","relation":{},"subject":[],"published":{"date-parts":[[2011,1]]}}}