{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:29:45Z","timestamp":1725784185976},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/aspdac.2011.5722217","type":"proceedings-article","created":{"date-parts":[[2011,3,5]],"date-time":"2011-03-05T07:54:28Z","timestamp":1299311668000},"page":"376-381","source":"Crossref","is-referenced-by-count":7,"title":["Selectively patterned masks: Structured ASIC with asymptotically ASIC performance"],"prefix":"10.1109","author":[{"given":"Donkyu","family":"Baek","sequence":"first","affiliation":[]},{"given":"Insup","family":"Shin","sequence":"additional","affiliation":[]},{"given":"Seungwhun","family":"Paik","sequence":"additional","affiliation":[]},{"given":"Youngsoo","family":"Shin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"283","article-title":"Manufacturing challenges in double patterning lithography","author":"arnold","year":"2005","journal-title":"Int Symp Semiconductor Manufacturing"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"82","DOI":"10.1117\/12.485282","article-title":"Mask cost for sub-100nm technologies: stopping a runaway?","author":"balasinski","year":"2003","journal-title":"Proc SPIE"},{"year":"2008","key":"ref12","article-title":"Design Compiler User Guide"},{"year":"2007","key":"ref13","article-title":"SoC Encounter User Guide"},{"year":"0","key":"ref14","article-title":"OpenCores benchmarks"},{"year":"0","key":"ref15","article-title":"Nangate cell library"},{"key":"ref4","first-page":"782","article-title":"Exploring regular fabrics to optimize the performance-cost trade-off","author":"pileggi","year":"2003","journal-title":"Proc DAC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref6","first-page":"582","article-title":"An integrated design flow for a via-configurable gate array","author":"ran","year":"2004","journal-title":"Proc ICCAD"},{"key":"ref5","first-page":"192","article-title":"Design automation for mask programmable fabrics","author":"shenoy","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"year":"2002","key":"ref8","article-title":"Athena User's Manual"},{"key":"ref7","first-page":"2743","article-title":"High-throughput hybrid optical maskless lithogrphy: all-optical 32-nm node imaging","author":"fritze","year":"2005","journal-title":"Proc SPIE"},{"key":"ref2","first-page":"187","article-title":"A hybrid ASIC and FPGA architecture","author":"zuchowski","year":"2002","journal-title":"Proc ICCAD"},{"key":"ref1","article-title":"TSMC takes lead in 45nm IC mass production","author":"ooishi","year":"2007","journal-title":"Nikkei Electronics Asia"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1998.746320"}],"event":{"name":"2011 16th Asia and South Pacific Design Automation Conference ASP-DAC 2011","start":{"date-parts":[[2011,1,25]]},"location":"Yokohama, Japan","end":{"date-parts":[[2011,1,28]]}},"container-title":["16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5716646\/5722157\/05722217.pdf?arnumber=5722217","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T16:31:43Z","timestamp":1497889903000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5722217\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2011.5722217","relation":{},"subject":[],"published":{"date-parts":[[2011,1]]}}}