{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T11:21:11Z","timestamp":1725535271122},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/aspdac.2011.5722226","type":"proceedings-article","created":{"date-parts":[[2011,3,5]],"date-time":"2011-03-05T07:54:28Z","timestamp":1299311668000},"page":"419-424","source":"Crossref","is-referenced-by-count":3,"title":["T-SPaCS — A two-level single-pass cache simulation methodology"],"prefix":"10.1109","author":[{"given":"Wei","family":"Zang","sequence":"first","affiliation":[]},{"given":"Ann","family":"Gordon-Ross","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"Finding optimal Ll cache configuration for embedded systems","year":"2006","author":"janapsatya","key":"ref10"},{"key":"ref11","article-title":"MediaBench: a tool for evaluating and synthesizing multimedia and communication systems","author":"lee","year":"1997","journal-title":"Proc 30th Annual International Symposium on Microarchitecture"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"241","DOI":"10.1145\/344166.344610","article-title":"a low power unified cache architecture providing power and performance flexibility","author":"malik","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1147\/sj.92.0078"},{"year":"0","key":"ref14"},{"year":"0","key":"ref15"},{"key":"ref16","article-title":"Efficient simulation of multiple cache configurations using binomial trees","author":"sugumar","year":"1991","journal-title":"Technical Report"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/58564.59296"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366129"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/993396.993405"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1027084.1027086"},{"year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366200"},{"article-title":"A self-tuning configurable cache","year":"2007","author":"gordon-ross","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364686"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2002459"},{"year":"0","key":"ref2"},{"year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/12.40842"}],"event":{"name":"2011 16th Asia and South Pacific Design Automation Conference ASP-DAC 2011","start":{"date-parts":[[2011,1,25]]},"location":"Yokohama, Japan","end":{"date-parts":[[2011,1,28]]}},"container-title":["16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5716646\/5722157\/05722226.pdf?arnumber=5722226","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,8]],"date-time":"2019-06-08T21:14:14Z","timestamp":1560028454000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5722226\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2011.5722226","relation":{},"subject":[],"published":{"date-parts":[[2011,1]]}}}