{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:02:11Z","timestamp":1759147331837,"version":"3.28.0"},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/aspdac.2011.5722234","type":"proceedings-article","created":{"date-parts":[[2011,3,5]],"date-time":"2011-03-05T07:54:28Z","timestamp":1299311668000},"page":"461-466","source":"Crossref","is-referenced-by-count":3,"title":["Register pressure aware scheduling for high level synthesis"],"prefix":"10.1109","author":[{"given":"Rami","family":"Beidas","sequence":"first","affiliation":[]},{"given":"Wai Sum","family":"Mong","sequence":"additional","affiliation":[]},{"given":"Jianwen","family":"Zhu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1155\/1995\/23249"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/43.875296"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227852"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45306-7_15"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781315"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1273444.1254783"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.62794"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687410"},{"journal-title":"Introduction to Algorithms","year":"2001","author":"cormen","key":"ref12"},{"journal-title":"High-Level Synthesis Introduction to Chip and System Design","year":"1992","author":"gajski","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382657"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1006\/jagm.1995.0805"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/55364.55407"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.822105"},{"key":"ref18","first-page":"262","volume":"1","author":"holtmann","year":"1993","journal-title":"Experiments with Low-Level Speculative Computation Based on Multiple Branch Prediction"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127751"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/43.31522"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48319-5_16"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1986.1586129"},{"key":"ref3","first-page":"243","article-title":"URSA: A Unified ReSource Allocator for Registers and Functional Units in VLIW Architectures","author":"berson","year":"1993","journal-title":"PACT ‘93 Proceedings of the IFIP WG10 3 Working Conference on Architectures and Compilation Techniques for Fine and Medium Grain Parallelism"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.829812"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/321607.321620"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511804441"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/143103.143143"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106986"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/321992.322001"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337549"},{"key":"ref1","first-page":"241","article-title":"A Low Power Unified Cache Architecture Providing Power and Performance Flexibility","author":"afzal","year":"2000","journal-title":"ISLPED ‘00 Proceedings of the International Symposium on Low power electronics and design"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4483947"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"108","DOI":"10.1145\/277044.277067","article-title":"Incorporating speculative execution into scheduling of control-flow intensive behavioral descriptions","author":"lakshminarayana","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FSCS.1990.89595"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/144965.144998"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364568"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127750"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/169627.169839"}],"event":{"name":"2011 16th Asia and South Pacific Design Automation Conference ASP-DAC 2011","start":{"date-parts":[[2011,1,25]]},"location":"Yokohama, Japan","end":{"date-parts":[[2011,1,28]]}},"container-title":["16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5716646\/5722157\/05722234.pdf?arnumber=5722234","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T16:31:48Z","timestamp":1497889908000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5722234\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2011.5722234","relation":{},"subject":[],"published":{"date-parts":[[2011,1]]}}}