{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T14:23:10Z","timestamp":1725459790540},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,1]]},"DOI":"10.1109\/aspdac.2011.5722235","type":"proceedings-article","created":{"date-parts":[[2011,3,5]],"date-time":"2011-03-05T12:54:28Z","timestamp":1299329668000},"page":"467-472","source":"Crossref","is-referenced-by-count":0,"title":["Parallel cross-layer optimization of high-level synthesis and physical design"],"prefix":"10.1109","author":[{"given":"James","family":"Williamson","sequence":"first","affiliation":[]},{"given":"Yinghai","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Li","family":"Shang","sequence":"additional","affiliation":[]},{"given":"Hai","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Cell placement on GPU s","author":"flach","year":"2007","journal-title":"SBCCI"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.846365"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687525"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055177"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065635"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630124"},{"key":"ref16","first-page":"101","article-title":"A new algorithm for floorplan design","author":"wong","year":"1986","journal-title":"Proc of the Desien Automation Conf"},{"article-title":"ACG-adjacent constraint graph for general floornlans","year":"0","author":"zhou","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370523"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514127"},{"article-title":"Multigrid on gpu: tackling power grid analysis on oarallel simt platforrns","year":"0","author":"feng","key":"ref4"},{"year":"0","key":"ref3","article-title":"Compute unified device architecture"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090871"},{"article-title":"Event-driven gate-level simulation with GP-GPU s","year":"0","author":"chatterjee","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687501"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.35"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344676"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.663817"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419903"}],"event":{"name":"2011 16th Asia and South Pacific Design Automation Conference ASP-DAC 2011","start":{"date-parts":[[2011,1,25]]},"location":"Yokohama, Japan","end":{"date-parts":[[2011,1,28]]}},"container-title":["16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5716646\/5722157\/05722235.pdf?arnumber=5722235","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T01:45:24Z","timestamp":1490060724000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5722235\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2011.5722235","relation":{},"subject":[],"published":{"date-parts":[[2011,1]]}}}